Clark School Home UMD

ECE News Story

Gang Qu receives NSF EAGER grant for hardware security

Gang Qu receives NSF EAGER grant for hardware security

Professor Gang Qu is the principal investigator for a new two-year, $200K National Science Foundation EAGER grant, Designing Novel Polymorphic Gates as Hardware Security Primitives. Conventional digit logic gates will generate a deterministic output signal for a given set of input signals (called input vector). Polymorphic gates are different in the sense that their output for the same input vector may vary depending on the operating environment such as temperature, voltage, and humidity. So we can consider polymorphic gates as logic gates that can implement multiple functions and behave as one of them according to certain controllable factors. This happens because polymorphic gates have unconventional structure at the transistor level. However, such unconventional structure is hard to find as it has been demonstrated by researchers since this concept was proposed by NASA researchers in 2001 in an effort to minimize chip area of the design. In this EAGER project, we propose to investigate systematic methods to construct novel polymorphic gates for Internet of Things (IoT) and cybersecurity applications.

This project will focus on the development of three enabling technologies to establish polymorphic gates as a hardware security primitive. First, since polymorphic gates are rare, how can researchers construct sufficient types of them so we can integrate them into the conventional CMOS technology as well as new nano-technology? We will answer this question by studying the novel concept of partial polymorphic gates and the associated evolutionary algorithms to find the transistor structure that implements such polymorphic gates. Second, what security applications can benefit from the polymorphic gates? We propose to demonstrate the great promise of polymorphic gates as a hardware security primitive on several concrete cybersecurity applications, such as intellectual property protection, circuit obfuscation, device authentication, and random number generation. Third, how good is polymorphic gates based security? We will conduct both theoretical and empirical analysis on the proposed security applications with proper attack models and potential countermeasures. Any success from this EAGER project will be revolutionary to the research community that is interested in polymorphic gates and their applications, hardware security, evolutionary algorithms, device physics and circuit theory.

Related Articles:
Qu Gives Keynote at WOCC 2017
Qu Wins NIST Grant
Qu, Sutton speak on cyberterrorism panel at INCOSE Symposium
Gang Qu delivers keynote address on fault tolerance and the Internet of Things
Dachman-Soled Wins ORAU Award for Junior Faculty
Gang Qu Promoted to Full Professor
ECE Co-sponsors Workshop on Vehicular Cybersecurity

July 17, 2017

Prev   Next

Current Headlines

These are tiny robots. And they are awesome.

Are you ready to compete in the e-Bike student challenge?

ECE Launches Texas Instruments Peer Mentoring Fellowship Program

International Workshop on Cyber Deception and Defense addresses threats and countermeasures

Bioinspired robotics REU students present final projects

MC2 Researchers Have Six Papers Accepted to USENIX Security Symposium

Engineers Without Borders Provides Electricity for Yabucoa Elder Care Center in Puerto Rico

Company Co-Founded by Rajiv Laroia Receives $121 Million Investment

News Resources

Return to Newsroom

Search News

Archived News

Events Resources

Events Calendar

Additional Resources

UM Newsdesk

Faculty Experts