Project 1: Assembler & Simple Verilog CPU (15%)

Assigned: Thursday, Jan 26; Due: Tuesday, Feb 7

Purpose
This assignment has two primary goals: to teach you the rudiments of the Verilog hardware description language and to show you how software assembles programs into machine-level code. The project has two parts. For the first part, you will write a C-language program that reads in an assembly-language program and produces the corresponding machine code. For the second part, you will write a Verilog-language behavioral simulator for arbitrary machine code. In writing an assembler, you will learn about file I/O and how CPUs interpret numbers as instructions. When writing your Verilog program, you will learn about non-blocking assignments and concurrency. Non-blocking assignments are specific to the Verilog language; concurrency is a powerful concept that shows up at all levels of processor design. The processor model will be a simple sequential implementation—on every cycle, you will execute an instruction and update the program counter accordingly.

RiSC-16 Instruction Set
Before we talk about the C-language assembler and Verilog-language CPU implementations, we have to talk about the instruction-set architecture (ISA) that you are working with. This section describes the ISA of the 16-bit Ridiculously Simple Computer (RiSC-16), a teaching ISA based on the Little Computer (LC-896) developed by Peter Chen at the University of Michigan. The RiSC-16 is an 8-register, 16-bit computer and has a total of 8 16-bit instructions. The instructions are illustrated in the figure below.

<table>
<thead>
<tr>
<th>Bit:</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>ADD:</td>
<td>000</td>
<td>reg A</td>
<td>reg B</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADDI:</td>
<td>001</td>
<td>reg A</td>
<td>reg B</td>
<td>signed immediate (-64 to 63)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>NAND:</td>
<td>010</td>
<td>reg A</td>
<td>reg B</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LUI:</td>
<td>011</td>
<td>reg A</td>
<td></td>
<td>immediate (0 to 0x3FFF)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SW:</td>
<td>100</td>
<td>reg A</td>
<td>reg B</td>
<td>signed immediate (-64 to 63)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LW:</td>
<td>101</td>
<td>reg A</td>
<td>reg B</td>
<td>signed immediate (-64 to 63)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>BNE:</td>
<td>110</td>
<td>reg A</td>
<td>reg B</td>
<td>signed immediate (-64 to 63)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>JALR:</td>
<td>111</td>
<td>reg A</td>
<td>reg B</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
There are 3 machine-code instruction formats: RRR-type, RRI-type, and RI-type.

All addresses are shortword-addresses (i.e. address 0 corresponds to the first two bytes of main memory, address 1 corresponds to the second two bytes of main memory, etc.). Like the MIPS instruction-set architecture, by hardware convention, register 0 will always contain the value 0. The machine enforces this: reads to register 0 always return 0, irrespective of what has been written there. The RiSC-16 is very simple, but it is general enough to solve complex problems. The following table describes the different instruction operations.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Name and Format</th>
<th>Opcode (binary)</th>
<th>Assembly Format</th>
<th>Action</th>
</tr>
</thead>
<tbody>
<tr>
<td>add</td>
<td>Add RRR-type</td>
<td>000</td>
<td>add rA, rB, rC</td>
<td>Add contents of regB with regC, store result in regA.</td>
</tr>
<tr>
<td>addi</td>
<td>Add Immediate RRI-type</td>
<td>001</td>
<td>addi rA, rB, imm</td>
<td>Add contents of regB with imm, store result in regA.</td>
</tr>
<tr>
<td>nand</td>
<td>Nand RRR-type</td>
<td>010</td>
<td>nand rA, rB, rC</td>
<td>Nand contents of regB with regC, store results in regA.</td>
</tr>
<tr>
<td>lui</td>
<td>Load Upper Immediate RI-type</td>
<td>011</td>
<td>lui rA, imm</td>
<td>Place the top 10 bits of the 16-bit imm into the top 10 bits of regA, setting the bottom 6 bits of regA to zero.</td>
</tr>
<tr>
<td>sw</td>
<td>Store Word RRI-type</td>
<td>100</td>
<td>sw rA, rB, imm</td>
<td>Store value from regA into memory. Memory address is formed by adding imm with contents of regB.</td>
</tr>
<tr>
<td>lw</td>
<td>Load Word RRI-type</td>
<td>101</td>
<td>lw rA, rB, imm</td>
<td>Load value from memory into regA. Memory address is formed by adding imm with contents of regB.</td>
</tr>
<tr>
<td>bne</td>
<td>Branch if Not Equal RRI-type</td>
<td>110</td>
<td>bne rA, rB, imm</td>
<td>If the contents of regA and regB are not the same, branch to the address PC+1+imm, where PC is the address of the bne instruction.</td>
</tr>
<tr>
<td>jalr</td>
<td>Jump And Link Register RRI-type</td>
<td>111</td>
<td>jalr rA, rB</td>
<td>Branch to the address in regB. Store PC+1 into regA, where PC is the address of the jalr instruction.</td>
</tr>
</tbody>
</table>

Note that the 8 basic instructions of the RiSC-16 architecture form a complete ISA that can perform arbitrary computation. For example:

- **Moving constant values into registers.** The number 0 can be moved into any register in one cycle (add rx r0 r0). Any number between -64 and 63 can be placed into a register in one operation using the ADDI instruction (addi rx r0 number). Moreover, any 16-bit number can be moved into a register in two operations (lui+addi).

- **Subtracting numbers.** Subtracting is simply adding the negative value. Any number can be made negative in two instructions by flipping its bits and adding 1. Bit-flipping can be done by NANDing the value with itself; adding 1 is done with the ADDI instruction. Therefore, subtraction is a three-instruction process. Note that without an extra register, it is a destructive process.

- **Multiplying numbers.** Multiplication is easily done by repeated addition, bit-testing, and left-shifting a bitmask by one bit (which is the same as an addition with itself).
**RiSC Assembly Language and Assembler**

The first half of this project is to write a program to take an assembly-language program and translate it into machine-level code. You will translate assembly language names for instructions, such as `bne`, into their numeric equivalent (e.g. 110), and you will translate symbolic names for addresses into numeric values. The final output produced by the assembler will be a series of 16-bit instructions, written as ASCII text, hexadecimal format, one line per instruction (i.e. each number separated by newlines).

The format for a line of assembly code is:

```
label:<whitespace>opcode<whitespace>field0, field1, field2<whitespace>## comments
```

The leftmost field on a line is the label field. Valid RiSC labels are any combination of letters and numbers followed by a colon. Labels make it much easier to write assembly language programs, since otherwise you would need to modify all address fields each time you added a line to your assembly-language program! The colon at the end of the label is not optional—a label without a colon is interpreted as an opcode. After the optional label is whitespace (space/s or tab/s). Then follows the opcode field, where the opcode can be any of the assembly-language instruction mnemonics listed in the above table. After more whitespace comes a series of fields separated by commas and possibly whitespace (the whitespace is not necessary; the commas are). For the purposes of this assignment, all fields are to be given as decimal numbers (this way, you do not have to deal with hexadecimal formats, etc.). The number of fields depends on the instruction. Some instructions will have three fields; others will have no fields beyond the opcode. Anything after a pound sign (`#`) is considered a comment and is ignored. The comment field ends at the end of the line. Comments are vital to creating understandable assembly-language programs, because the instructions themselves are rather cryptic. The following table describes the behavior of the instructions in C-like syntax.

<table>
<thead>
<tr>
<th>Assembly-Code Format</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>lui regA, immed</code></td>
<td><code>R[regA] &lt;- immed &amp; 0xffc0</code></td>
</tr>
<tr>
<td><code>bne regA, regB, immed</code></td>
<td>if (R[regA] != R[regB]) {</td>
</tr>
<tr>
<td></td>
<td>PC &lt;- PC + 1 + immed (if immed is numeric)</td>
</tr>
<tr>
<td></td>
<td>(if immed is label, PC &lt;- label) }</td>
</tr>
<tr>
<td><code>jalr regA, regB</code></td>
<td><code>PC &lt;- R[regB], R[regA] &lt;- PC + 1</code></td>
</tr>
</tbody>
</table>

In addition to RiSC-16 instructions, an assembly-language program may contain directives for the assembler. These are often called pseudo-instructions. The assembler directives we will use are `nop`, `halt`, and `.fill` (note the leading period for `.fill`, which simply signifies that this pseudo-instruction represents a data value, not an executable instruction).

<table>
<thead>
<tr>
<th>Assembly-Code Format</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>nop</code></td>
<td>do nothing</td>
</tr>
<tr>
<td><code>halt</code></td>
<td>stop machine &amp; print state</td>
</tr>
<tr>
<td><code>.fill</code> <code>immed</code></td>
<td>initialized data with value <code>immed</code></td>
</tr>
</tbody>
</table>
The following paragraphs describe these pseudo-instructions in more detail:

- The **nop** pseudo-instruction means “do not do anything this cycle” and is replaced by the instruction **add 0,0,0** (which clearly does nothing).

- The **halt** pseudo-instruction means “stop executing instructions & print current machine state” and is replaced by **jalr 0, 0** with a non-zero immediate having the value 113 decimal (chosen for historical reasons). Therefore the **halt** instruction is the hexadecimal number OxE071.

- The **.fill** directive tells the assembler to put a number into the place where the instruction would normally be stored. The **.fill** directive uses one field, which can be either a numeric value (in decimal, hexadecimal, or octal) or a symbolic address (i.e. a label). For example, “.fill 32” puts the value 32 where the instruction would normally be stored; “.fill 0x10” also puts the value 32 (decimal) where the instruction would normally be stored in the assembler provided). Using **.fill** with a symbolic address will store the address of the label. In the example below, the line “.fill start” will store the value 2, because the label “start” refers to address 2.

When labels are used as part of instructions (e.g. the **immediate** values for **lw**, **sw**, **.fill**, **lui**, **bne**, and even **addi** instructions), they refer to the value of the label (the address at which the label occurs), and they are interpreted slightly differently depending on the instruction in which they are found:

- For **lw**, **sw**, **lui**, or **.fill** instructions, the assembler should compute the immediate value to be equal to the address of the label. Therefore if a label appears in an immediate field, it should be interpreted as the address at which the label is found. In the case of **lw** or **sw**, this could be used with a zero base register to refer to the label, or could be used with a non-zero base register to index into an array starting at the label.

- Labels are slightly different for **bne** instructions: the assembler should not use the label's address directly but instead should determine the numeric immediate value needed to branch to that label. The **bne** description shows the program counter being updated by the immediate value (PC <- label), but the address represented by the label does not go directly into the instruction. The instruction format specifies that the immediate field must contain a PC-relative value. Therefore, if a label is used in the assembly program, the assembler must calculate the PC-relative value that will accomplish the same as a jump to the address of that label. This amounts to solving the following equation for offset: label = PC + 1 + offset.

The assembler makes two passes over the assembly-language program. In the first pass, it calculates the address for every symbolic label. You may assume that the first instruction is located at address 0. In the second pass, the assembler generates a machine-level instruction in ASCII hexadecimal for each line of assembly language. For example, the following is an assembly-language program that counts down from 5, stopping when it hits 0.

```
lw 1,0,count  # load reg1 with 5 (uses symbolic address)
lw 2,1,2     # load reg2 with -1 (uses numeric address)
start:       
add 1,1,2     # decrement reg1 (could have been "addi 1, 1, -1")
        
bne 0,1,  # go back to the beginning of the loop unless reg1==0
done:        
        
halt         # end of program
        
nop
        
count: .fill 5
neg1: .fill -1
startAddr: .fill start # will contain the address of start (2)
```

And here is the corresponding machine-level program (note the absence of “0x” characters):

```
a406
a882
0482
e0fe
e071
0000
0005
fffe
0002
```
Be sure you understand how the above assembly-language program got translated to this machine-code file.

**Running Your Assembler**

You must write your program so that it is run as follows (assuming your program name is “assemble”).

```
assemble assembly-code-file machine-code-file
```

Note that the format for running the command must use command-line arguments for the file names (rather than standard input and standard output). The first argument is the file name where the assembly-language program is stored, and the second argument is the file name where the output (the machine-code) is written. Your program should only store the list of hexadecimal numbers in the machine-code file, one instruction per line—any other format will render your machine-code file ungradable. Each number can have '0x' in front or not, as you wish. Any other output that you want the program to generate (e.g. debugging output) can be printed to `stdout` or `stderr`.

**Error Checking**

Your assembler should catch errors in the assembly language program, as well as errors that occur because the user ran your program incorrectly (e.g. with only 1 argument instead of 2 arguments). For example, it should detect the use of undefined labels, duplicate labels, missing arguments to opcodes (e.g. only giving two fields to `lw`), immediate values that are out of range, unrecognized opcodes, etc.

**Code Fragment for Assembler**

The focus of this class is machine organization, not C programming skills. To help you, here is a fragment of the C program for the assembler. This shows how to specify command-line arguments to the program (via `argc` and `argv`), how to parse the assembly-language file, etc. This fragment is provided strictly to help you, though it may take a bit for you to understand and use the file. You may also choose to not use this fragment.

```c
/* Assembler code fragment for RISC */
#include <stdio.h>
#include <string.h>
define MAXLINELENGTH 1000
char * readAndParse(FILE *inFilePtr, char *lineString, 
char **labelPtr, char **opcodePtr, char **arg0Ptr, 
char **arg1Ptr, char **arg2Ptr)
{
    /* read and parse a line */
    note that lineString must point to allocated memory, so that *labelPtr, 
    *opcodePtr, and *argXPtr won't be pointing to readAndParse's memory
    note also that *labelPtr, *opcodePtr, and *argXPtr
    point to memory locations in lineString.
    When lineString changes, so will *labelPtr, *opcodePtr, and *argXPtr.
    function returns NULL if at end-of-file */
    char *statusString, *firsttoken;
    statusString = fgets(lineString, MAXLINELENGTH, inFilePtr);
    if (statusString != NULL) {
        firsttoken = strtok(lineString, " \t\n") ;
        if (firsttoken == NULL || firsttoken[0] == '#') {
            return readAndParse(inFilePtr, lineString, labelPtr, 
            opcodePtr, arg0Ptr, arg1Ptr, arg2Ptr);
        } else if (firsttoken[strlen(firsttoken) - 1] == ':') {
            *labelPtr = firsttoken;
            *opcodePtr = strtok(NULL, " \n") ;
            firsttoken[strlen(firsttoken) - 1] = '\0';
        } else {
            *labelPtr = NULL;
            *opcodePtr = firsttoken;
        }
    }
}
```
*arg0Ptr = strtok(NULL, ",\t\n");
*arg1Ptr = strtok(NULL, ",\t\n");
*arg2Ptr = strtok(NULL, ",\t\n");
}
return(statusString);
}

int isNumber(char *string) {
/* return 1 if string is a number */
int i;
return((sscanf(string, "%d", &i)) == 1);
}

main(int argc, char *argv[]) {
char *inFileString, *outFileString;
FILE *inFilePtr, *outFilePtr;
char *label, *opcode, *arg0, *arg1, *arg2;
char lineString[MAXLINELength+1];
if (argc != 3) {
    printf("error: usage: %s <assembly-code-file>
<machine-code-file>\n", argv[0]);
    exit(1);
}
inFileString = argv[1];
outFileString = argv[2];
inFilePtr = fopen(inFileString, "r");
if (inFilePtr == NULL) {
    printf("error in opening %s\n", inFileString);
    exit(1);
}
outFilePtr = fopen(outFileString, "w");
if (outFilePtr == NULL) {
    printf("error in opening %s\n", outFileString);
    exit(1);
}

/* here is an example for how to use readAndParse to read a line from inFilePtr */
if (readAndParse(inFilePtr, lineString, &label, &opcode,
    &arg0, &arg1, &arg2) == NULL) {
    /* reached end of file */
} else {
    /* label is either NULL or it points to a null-terminated string in lineString
    that has the label. If label is NULL, that means the label field didn't exist.
    Same for opcode and argX. */
}

/* this is how to rewind file ptr to start reading from beginning of file */
rewind(inFilePtr);

/* after a readAndParse, you may want to do the following to test each opcode */
if (!strcmp(opcode, "add")) {
    /* do whatever you need to do for opcode "add" */
}
}

C Programming Tips

Here are a few programming tips for writing C programs to manipulate bits and then print them out:

1. To indicate a hexadecimal constant in C, precede the number by 0x. For example, 27 decimal is 0x1b in hexadecimal.

2. The value of the expression (a >> b) is the number a shifted right by b bits. Neither a nor b are changed. E.g. (25 >> 2) is 6. Note that 25 is 11001 in binary, and 6 is 110 in binary.

3. The value of the expression (a << b) is the number a shifted left by b bits. Neither a nor b are changed. E.g. (25 << 2) is 100. Note that 25 is 11001 in binary, and 100 is 1100100 in binary.

4. ~a is the bit-wise complement of a (a is not changed); if a = 100101, ~a = 011010.
5. The value of the expression \((a \& b)\) is a logical AND on each bit of \(a\) and \(b\) (i.e. bit 15 of \(a\) ANDed with bit 15 of \(b\), bit 14 of \(a\) ANDed with bit 14 of \(b\), etc.). E.g. \((25 \& 11)\) is 9, since:

\[
\begin{align*}
11001 & \text{ (binary)} \\
& \& 01011 \text{ (binary)} \\
\hline
= 01001 \text{ (binary)},
\end{align*}
\]

which is 9 decimal.

6. The value of the expression \((a | b)\) is a logical OR on each bit of \(a\) and \(b\) (i.e. bit 15 of \(a\) ORed with bit 15 of \(b\), bit 14 of \(a\) ORed with bit 14 of \(b\), etc.). E.g. \((25 | 11)\) is 27, since:

\[
\begin{align*}
11001 & \text{ (binary)} \\
| 01011 & \text{ (binary)} \\
\hline
= 11111 \text{ (binary)},
\end{align*}
\]

which is 27 decimal.

Use these operations to create and manipulate machine-code. E.g. to look at bit 3 of the variable \(a\), you might do: \((a\gg 3) \& 0x1\). To look at bits 15-13 of a 16-bit word (for instance, the opcode of each instruction), you could do: \((a\gg 13) \& 0x7\). To put a 6 into bits 5-3 and a 3 into bits 2-1, you could do the following: \((6\ll 3) \| (3\ll 1)\). If you’re not sure what an operation is doing, print some intermediate results to help you debug.

Beware, however, that printf expects you to tell it when printing out non-4byte-word data sizes. Printing 16-bit numbers from within C-language programs is done by attaching an ‘h’ to the print-format string (‘h’ stands for half-word). For example, the following code prints out short integers correctly.

```c
int num = 0x983475; /* larger than a 16-bit quantity */
short hword;

hword = num & 0xffff;
printf("short int: 0x%04hx, %hd \n", hword, hword);
```

The corresponding output:

```
short int: 0x3475, 13429
```

The first number printed is the value of hword as a hexadecimal number (the ‘04’ tells the printf function to pad the number on the left with zeroes if necessary, up to a total length of 4 digits). The second number printed is the value of hword as a decimal number. If you leave off the ‘h,’ or instead use ‘l,’ the value printed might not reflect the actual value of the number (heavily dependent on the compiler).

Because the immediate value is a 7-bit 2’s complement number, it only holds values ranging from -64 to 63. For symbolic addresses, your assembler will compute the immediate value so that the instruction refers to the correct label. Remember to check the resulting immediate value. Since Sun workstations are 64-bit machines, you’ll have to chop off all but the lowest 7 bits for negative numbers.

**Verilog Implementation**

The second half of the project is to create in Verilog a CPU model of the RiSC-16 instruction set. As mentioned, the model is to be single-cycle sequential (non-pipelined) execution. This means that during every cycle, the CPU will execute a single instruction and will not move to the next instruction until the present instruction has been completed and the program counter redirected to a new instruction (the next instruction). This is the simplest form of processor model, so it should require very little code to implement. My solution, which is not particularly efficient, adds a mere 50 lines to
the skeleton code shown below. You should be able to develop your processor model well within a week.

Clearly, the main point of this exercise is not to investigate advanced architecture concepts but to teach you the rudiments of the Verilog modeling language. Future projects will explore more advanced architecture concepts like pipelines and precise interrupts.

You have been given a skeleton Verilog file that looks like this:

```verilog
module xiyi(clk);
    input clk;
    reg [15:0] rf[0:7];
    reg [15:0] pc;
    reg [15:0] m[0:65535];
    always @(negedge clk) begin
        rf[0] <= `ZERO;
    end
    always @(posedge clk) begin
        // put your code here
    end
endmodule
```

The file contains a number of definitions that will be helpful. For instance, the top group of definitions are the various instruction opcodes. The second group are fields of the instruction, such that the following statement:

```verilog
instr[ `INSTRUCTION_OP ];
```

would yield the opcode of the instruction contained in instr.

The HALTINSTRUCTION definition allows you to decide when to halt; when you encounter an instruction that matches this value, you can either `$stop` (which exits to the simulator debugger level) or `$finish` (which exits to the UNIX shell).

The RiSC module contains the definition of the CPU core. This is the module that you will implement. So far it contains only the registers, program counter, and memory. These are all initialized to hold the 16-bit value zero by the “initial” block. This block executes before all others at the time of the simulator start-up. The “always” block sets register zero to the value 0 on the negative edge of the clock. All processor activity should be driven on the positive edge of the clock, so that this statement will undo any changes to register zero before the next clock.
Finally, the input to the RiSC module is the clock signal, which indicates that the module is not free-standing—it must be instantiated elsewhere to run. That is the function of test modules. You have also been given a file called “test.v” which instantiates the RiSC … it looks like this:

```verilog
module top ();
reg clk;
RiSC cpu(clk);
integer j;

initial begin
    pc = 0;
    rf[0] = 'ZERO;
    rf[1] = 'ZERO;
    rf[2] = 'ZERO;
    rf[3] = 'ZERO;
    rf[4] = 'ZERO;
    rf[5] = 'ZERO;
    rf[6] = 'ZERO;
    rf[7] = 'ZERO;
    for (j=0; j<65536; j=j+1)
        m[j] = 0;
    #1 $readmemh("init.dat", cpu.m);
    #1000 $stop;
end

always begin
    #5 clk = 0;
    #5 clk = 1;
    $display("Register Contents:");
    $display(" r0 - $h", cpu.rf[0]);
    $display(" r1 - $h", cpu.rf[1]);
    $display(" r2 - $h", cpu.rf[2]);
    $display(" r3 - $h", cpu.rf[3]);
    $display(" r4 - $h", cpu.rf[4]);
    $display(" r5 - $h", cpu.rf[5]);
    $display(" r6 - $h", cpu.rf[6]);
    $display(" r7 - $h", cpu.rf[7]);
end
endmodule
```

The module instantiates a copy of the RiSC module and feeds it a clock signal. It also prints out some of the RiSC's internal state—note the naming convention used to get at the RiSC's internal variables. Just as in the RiSC module, the ‘initial’ block executes before all else, where it initializes the RiSC’s memory. The $readmemh call tells the simulator to overwrite the memory system with the contents of the file “init.dat” … this is done at time t=1, which should occur after the RiSC has set all its internal memory locations to the value 0. Then the initial block tells itself to halt execution 1000 cycles into the future.

**Running Your CPU**

First, “tap cds-v” to get access to the simulators. Then you can invoke your code this way:

```
verilog test.v RiSC.v
```

or

```
ncverilog test.v RiSC.v
```

The ncverilog simulator has a longer start-up time but executes much faster once it gets going. This is useful for long-running benchmarks.

**Submitting Your Project**

Submit your files through the on-line submit facility. When you submit your code to me, I want your assembler.c file and RiSC.v file (or whatever names you have given them) in a single tar file. I do not need anything else. For example, I do not need your test.v file (I will use my own). Do not change any of the variable names within the RiSC.v file, for hopefully obvious reasons.