An Architecture for Low-power Compressed Sensing and Estimation in Wireless Sensor Nodes

David Bellasi
ETH Zürich, Switzerland
Email: bellasid@iis.ee.ethz.ch

Riccardo Rovatti
DEI/ARCES - University of Bologna
Email: riccardo.rovatti@unibo.it

Luca Benini
ETH Zürich, Switzerland
ENDIF - University of Ferrara
Email: benini@iis.ee.ethz.ch

Gianluca Setti
Email: gianluca.setti@unife.it

Abstract—Radio communication is among the most energy consuming tasks in wireless sensor nodes. Reducing the amount of data to be transmitted holds a large power saving potential. The combination of compressed sensing (CS) and local signal parameter estimation can achieve a massive data rate reduction in applications where the primary interest is in the acquisition of a scalar feature of the signal rather than the reconstruction of the entire waveform. In this paper, we propose a compressed estimator, building upon an enhancement of the typical CS signal-modulation scheme via punctured sampling. Specifically, a subset of signal samples and associated weighting coefficients are chosen so as to minimize node power consumption while achieving a given estimation performance. We detail a corresponding puncturing algorithm and present the design of an integrated digital compressed estimation unit in 28 nm FDSOI CMOS. In a concrete case study, local estimation combined with subsampling is shown to result in a power reduction of up to an order of magnitude with respect to the standard solution of sampling and transmitting samples for off-board processing.

I. INTRODUCTION

Compressed Sensing (CS) is a recently introduced signal acquisition paradigm applicable to signals whose intrinsic dimensionality is considerably smaller than what the Nyquist theorem suggests. In the discrete-time formulation the waveform to be acquired in a given time window is represented by a set of $n$ samples collected in a vector $x = \{x_0, \ldots, x_{n-1}\}$. The key assumption of CS is sparsity, i.e., the existence of an $n$-dimensional basis $D$ such that $x = D\xi$ for every sample vector $x$, with $\xi$ being a vector in which at most $k \ll n$ components are non-zero. In this case, the actual number of degrees of freedom of the signal is considerably smaller than $n$, and its salient information content can be captured in a set of $m < n$ properly designed linear, non-adaptive measurements. If the $j$-th measurement is given by the linear combination

$$y_j = \sum_{k=0}^{n-1} a_{j,k} x_k,$$

using suitable coefficients $a_{j,k}$, we obtain the measurement vector $y = Ax = ADs$, where we arranged the coefficients $a_{j,k}$ in the $m \times n$ matrix $A$. If $A$ and $D$ have certain mathematical properties [1] one can recover $s$ (and thus $x$) from $y$ despite the fact that $A$ (and thus $AD$) inverts a dimensionality reduction. Recovery is guaranteed even in the presence of a certain amount of noise and by means of algorithms whose development has been a hot research field in recent years [1], [2], [3].

Thanks to the above properties, CS is a promising method to extend the lifetime of wireless sensor systems relying on nodes with limited energy resources. Specifically, the reduction of the data to be transmitted can result in massive power savings as the energy required for transmission is by far the largest contribution to the power budget of such a node [6].

A simplified overview of a typical sensor node is depicted in Fig. 1: the system architecture is schematically divided into a front-end that performs amplification (AFE) and signal acquisition including (ACQ) analog-to-digital conversion, and a back-end. The back-end either transmits (TX) the digital words from the front-end immediately or, in an alternative implementation, stores them in non-volatile memory (NVM), where the data resides until enough energy becomes available to trigger transmission (either by energy harvesting or because of intentional external power supply).

A CS-based acquisition stage must implement (1), which can be done either in the analog-domain prior to A/D conversion or in the digital-domain after digitization. However, it was suggested that early digitization may be more energy-efficient in CS-based nodes [6]. While a CS front-end alone achieves a data reduction in the order of $m/n$, the combination of CS-acquisition and parameter estimation can result in an even larger reduction of the power consumption. This applies to the case in which we are interested in quantifying a single signal parameter rather than in the knowledge of the exact waveform. We therefore propose a novel early-digitizing CS front-end based on an enhanced multiplier-accumulator multiply-and-accumulate unit $C$–$MAC$ that, in addition to the reconstruction-oriented acquisition, enables parameter estimation in the classical linear setting [7]. The $C$–$MAC$ can be reconfigured to implement an effective estimator whose result is the only measurement transmitted by the node. As $m = 1$ in this case, the consumption of the back-end in Fig. 1 is reduced by a factor of $m$ accordingly. Additionally, we optimize the estimation such that it requires a minimum number of samples, resulting in punctured sampling which allows to switch-off one or more circuit parts when no data is processed.

In the following, we first describe the architecture and derive a corresponding power model with reference to a monolithic implementation in a state-of-the-art 28nm FDSOI CMOS technology in Section II. In Section III, we recall the
classical linear setting for parameter estimation and derive the puncturing algorithm that yields the optimal sampling positions for a fixed number of samples. This allows to set up a design loop in which, given a specific estimation performance target, one is able to identify the sampling strategy that minimizes the associated power consumption. This design flow is exemplified in a case study in Section IV, where we show the enhanced energy-efficiency of our proposed architecture compared to the conventional node implementation. Finally, Section V concludes the paper.

II. A MIXED PROJECTION-ESTIMATION ARCHITECTURE

The stable reconstruction of $x$ from $y$ by CS algorithms is guaranteed with high probability if $A$ consists of symbols randomly chosen from a limited set of different values $[4]$. Typically, the hardware-friendly coefficients $a_{j,k} \in \{-1, +1\}$ are chosen in practical CS-based signal acquisition systems $[5]$. Yet, our aim is to reduce the number of samples used in the computation, which can be achieved by considering an extended set of coefficients. Since we have early digitization, samples are fed into the projection block already as binary words, hence, their multiplication by 2 is equivalent to a shift operation and can be realized almost for free using a simple multiplexer.

We propose the specialized acquisition stage $C$-ACQ, shown in Fig. 2. The analog signal, after amplification by the $A$FE stage, is sampled and quantized by $A$DC in $B_z$ bits. The projection in (1) is performed by an enhanced MAC unit $C$-MAC that is able to apply the coefficients $\pm 1$ and $\pm 2$ explicitly, and 0 implicitly (simply by not taking any sample), while featuring virtually the same hardware complexity as a standard MAC. The accumulation is performed by the $C$-MAC unit using an adder/subtractor with a wordwidth of $B_{\text{ACC}}$ bits, of which $B_y$ bits are delivered to the back-end for immediate or delayed transmission.

A. Signal model

A multi-channel CS acquisition system may include multiple parallel $C$-ACQ units. Focusing on a single path of $C$-ACQ (and thus dropping the index $j$ in (1)), the system computes the linear combination $y = \sum_{k=0}^{n-1} a_k x_k$ with the coefficients $a_k \in \{-2, -1, 0, +1, +2\}$ indicating whether the $k$-th sample is discarded ($a_k = 0$), or acquired and added or subtracted from the overall sum ($|a_j| = 1$ or $|a_j| = 2$). The number of non-zero coefficients $s$ is the number of samples actually processed. By defining the projection vector $a = (a_0, \ldots, a_{n-1})^T$ we have $y = a^T x$.

B. Power model

Here, we detail simple power models for each of the circuit blocks in Fig. 2. The power model for the analog front-end is adapted from $[6]$ assuming a gain of 40 dB, a noise efficiency NEF=3, and an input bandwidth of $f_{\text{ADC}}^{\text{max}}/2$ where $f_{\text{ADC}}^{\text{max}}$ is the maximum sampling rate of the subsequent $A$DC$^1$. Assuming that the total disturbance at the output allows an equivalent resolution of $B_{\text{AFE}}$ bits (i.e., that the noise variance is $\propto 2^{-2B_{\text{AFE}}}$), the power consumed by the $A$FE is $2^{2B_{\text{AFE}}} \times 36 \text{ fJ} \times f_{\text{ADC}}^{\text{max}}$. Yet, whenever the $A$DC is not acquiring any sample (i.e., $a_{j,k} = 0$) the $A$FE can be deactivated and cut-off from the supply by a power-gating transistor. This ensures that the power consumption scales with the sampling frequency below the idle power limit $[8]$. Hence, the above $A$FE power can be scaled first by the fraction $f_s/f_{\text{ADC}}^{\text{max}}$ of the sample time $1/f_s$ required for digitization and then by the fraction of samples $s/n$ actually acquired in the estimation time window. This yields

\[ P_{\text{AFE}} = \frac{s}{n} \times 2^{2B_{\text{AFE}}} \times 36 \text{ fJ} \times f_s, \]

The power-gating scheme, likewise applied to the $A$DC, effectively removes virtually any static component from the power budget$^2$. Hence, the power consumption of the $A$DC can be modeled via the commonly accepted Walden figure-of-merit (FOM) $[9]$. Assuming a FOM=22.4 fJ/conversion-step $[8]$ we have

\[ P_{\text{ADC}} = \frac{s}{n} \times 2^{B_z} \times 22.4 \text{ fJ} \times f_s. \]

The consumption of $C$-MAC was modeled by designing dedicated units with different input $B_z$ and output $B_y$ bit numbers in a low-leakage 28 nm FDSOI CMOS technology and by performing Monte-Carlo simulations$^3$. By fitting simulation data we derived the following linear model

\[ P_{C-MAC} = \frac{s}{n} \times (B_z + B_{\text{ACC}} - 1) \times 1 \text{ pJ} \times f_s + P_{C-MAC,0}. \]

Here, $P_{C-MAC,0}$ is the leakage power of the $C$-MAC, unavoidable due to the fact that the idle accumulator cannot be power-gated without losing its state. $P_{C-MAC,0}$ is proportional to the circuit area and was also derived by fitting synthesis data as

\[ P_{C-MAC,0} = (3B_z + 4B_{\text{ACC}} - 5) \text{ nW}. \]

The transmitter’s power consumption is obtained from the energy per transmitted data bit and the total number of transmitted bits. Depending on the distance covered by the wireless link either narrow band or ultra-wideband (UWB) systems can be used. They differ considerably in transmission energy, with values in the range of a few nJ/bit for narrow band links $[10]$ and tens of pJ/bit for UWB links $[12]$. Assuming a narrowband $TX$ we have

\[ P_{TX} = \frac{m}{n} \times B_y \times 3 \text{ nJ} \times f_s, \]

where $B_y$ is the number of bits used to encode each measurement. The absence of any static contribution is due to the fact that $TX$ can be power-gated.

As far as $NVM$ is concerned, data storage comes at a per-bit energy cost on the order of 1 pJ/bit $[11]$. As $NVM$s retain their state even if the power supply is removed, no leakage power is considered. Hence, we have

\[ P_{NVM} = \frac{m}{n} \times B_y \times 1 \text{ pJ} \times f_s. \]

$^1$Further, the analog supply voltage $V_{\text{dd}} = 1 \text{ V}$ and the absolute temperature $\Theta = 300 \text{ K}$ have been assumed.

$^2$The static leakage current of the power-gating itself is neglected in our model.

$^3$Synopsys Design Compiler and Mentor Graphics Modelsim were used for logic synthesis and netlist simulation.
Algorithm 1 Puncturing algorithm

1: $J \leftarrow \text{permute } \{0, \ldots, n-1\} \text{ s.t. } |z_{J(j)}| \geq |z_{J(j+1)}|$ for \( j = 0, \ldots, n-2 \)
2: Initialize $a \leftarrow (0, \ldots, 0)^T$ and $\omega \leftarrow \infty$
3: for $j = 0, \ldots, s-1$ do
4: \quad $A \leftarrow 0$
5: \quad for $A = 2, \ldots, 1$ do
6: \quad \quad $\omega \leftarrow \frac{a^T a + A^2}{(a^T a + A|z_{J(j)}|)^2}$
7: \quad \quad if $\omega < \omega$ then
8: \quad \quad \quad $\omega \leftarrow \omega$ and $A \leftarrow \text{sign}(z_{J(j)})A$
9: \quad \quad \end{if}
10: \quad end if
11: \quad $a_{J(j)} \leftarrow A$
12: \quad end for
13: $a \leftarrow \min \{|a_j| \text{ s.t. } a_j \neq 0, \ j = 0, \ldots, n-1\}$

III. Estimation

The proposed architecture enables both compressed acquisition as well as compressed estimation. While CS acquisition requires multiple projection paths, estimation only requires a single one. As it aims at the extraction of a single parameter instead of waveform reconstruction, estimation is a much simpler task.

We adopt the classical linear model [7], in which $x(t) = \alpha z(t) + \eta(t)$ with $z(t)$ being a known waveform represented by the samples in $z = (z_0, \ldots, z_{n-1})^T$, $\eta(t)$ being a realization of a disturbance process producing the samples in $\eta = (\eta_0, \ldots, \eta_{n-1})^T$, and $\alpha$ an unknown parameter modulating the amplitude of $z(t)$. We assume that $\eta$ is made of independent samples with zero mean and variance $\sigma^2$. Starting from an instance of $x$ we want to compute an estimate $\hat{\alpha}$ of $\alpha$. Given our architecture it is most natural to set $\hat{\alpha} = \eta/a^T z$ and look for the coefficients $a$ that maximize the estimation performance. The estimator is unbiased since $E[\hat{\alpha}] = \frac{\alpha a^T z}{a^T z} + a^T E[\eta] = \alpha$ and the disturbance is assumed to be zero mean. The estimator variance is given by

$$\sigma^2_{\hat{\alpha}} = E[(\hat{\alpha} - \alpha)^2] = \sigma^2 + \frac{a^T a}{a^T z^2}, \quad (2)$$

which implies that drawing $a$ at random, as in the case of full acquisition, is not a good choice. In fact, in the unfavorable case of $a$ and $z$ being almost orthogonal, their scalar product $a^T z$ tends to vanish thereby increasing the variance without bound.

Since $z$ is known, we may choose $a$ so that $\sigma^2_{\hat{\alpha}}$ is minimized. Without any constraint on $a$, the best set of coefficients would be $a = z$ so that $\sigma^2_{\hat{\alpha}} = \sigma^2/a^T z$. In our case, $a \in \{-2, -1, 0, +1, +2\}^n$ and, in general, we want to proceed with $s < n$ samples, so that $n - s$ of the entries of $a$ must be zero.

To devise an effective solution of the resulting discrete optimization problem, note that the balance between the numerator and the denominator of (2) is biased in favor of the denominator when a large-modulus component of $z$ is considered (i.e., multiplied by a non-zero coefficient). Hence, it is sensible to sort the components of $z$ in non-decreasing order of their modulus and associate the first $p$ of them to the coefficients in $a$ minimizing $\sigma^2_{\hat{\alpha}}$. The resulting puncturing algorithm is summarized in Alg. 1 and selects the $s$ best samples to use out of the $n$ uniform ones along with the optimal corresponding coefficients from the set $\{-2, -1, +1, +2\}$. The final scaling step at line 13 ensures that the minimum non-zero value in $a$ is always 1, which minimizes the dynamic range requirement of the accumulator.

IV. CASE STUDY AND PERFORMANCE EVALUATION

We next study the specific case where $z(t)$ is a sequence of RC-type charge and discharge transients of known time constant $\tau$ but unknown amplitude $\alpha$. If $z(t)$ is normalized in $t \in [0, 1]$ we have

$$z(t) = -1 + 2 \left\{ \begin{array}{ll} \frac{1 - e^{-\frac{t}{\tau}}}{1 - e^{-\frac{T}{\tau}}} & \text{if } t \leq \frac{T}{2} \\ \frac{1 - e^{-\frac{T}{2} - (t - \frac{T}{2})/\tau}}{1 - e^{-\frac{T}{2}}} & \text{if } t > \frac{T}{2} \end{array} \right.$$  

We assume $n = 16$ and $s \in \{4, 8, 12\}$ and define the sampling density $\delta = s/n$, which evaluates to $\delta \in \{0.25, 0.5, 0.75\}$ for the given $n$ and $s$. For each of these densities, the procedure in Alg. 1 is applied and yields the sampling positions that maximize the rejection of the measurement noise, as well as the corresponding optimal coefficients $a$ (excluding zero). The results are illustrated in Fig. 4 and show that the optimal sampling positions tend to be concentrated where the magnitude of the basic waveform is the largest. The availability of four instead of only two coefficient values is exploited to improve performance when the density increases and values are sampled that are significantly smaller than the maximum.

We are ultimately interested in obtaining amplitude estimations with an accuracy equivalent to $B_\alpha$ bits, and observe a double RC transient with the total duration of $T = 0.1 \text{s}$. For this, we set the noise performance of the AFE to $B_{AFE} < B_\alpha$ equivalent bits and define the resolution of the ADC as $\Delta B = B_\alpha$ bits at a maximum conversion rate of $f_{ADC}^{\text{max}}$. Our requirement translates into $\sigma^2_{\hat{\alpha}}/\sigma^2_{\alpha} \leq 2^{2(B_{AFE} - B_\alpha)}$ so that $\Delta B = B_\alpha - B_{AFE}$ assumes the significance of a logarithmic processing gain. We sweep $f_{ADC}^{\text{max}}$ exponentially from 100 Hz (for $\Delta B = 1$) to 1 MHz (for $\Delta B = 8$).

This sets the scene for the evaluation of six different sensor node topologies we perform next. They are obtained by combining the available sampling, processing and transmission options from Fig. 1, i.e., on-board or off-board estimation (ON or OFF), full sampling taking $n$ samples or sub-sampling acquiring $s$ out of $n$ samples (FS or SS), and immediate transmission or storage in the NVM (TX or NV). In general, we consider a sampling rate $f_s$ producing $n = f_s T$ potential samples, of which $s \leq n$ are used.
for estimation. The (OFF) options entail the immediate transmission of all the acquired samples (thus \( m = s \) and \( B_y = B_o \)), and result in the total power consumption of \( \mathcal{P}_{\text{AFE}} + \mathcal{P}_{\text{ADC}} + \mathcal{P}_{\text{TX}} \). Estimation is performed off-board with non-quantized coefficients and using standard optimal linear estimation techniques [7] that straightforwardly extends to subsampling. The on-board options (ON) rely on local estimation (thus \( m = 1 \) and \( B_y = B_o \) with quantized coefficients and selected samples, both optimally chosen using our puncturing algorithm (Alg. 1). The power consumption of (ON) amounts to either \( \mathcal{P}_{\text{AFE}} + \mathcal{P}_{\text{ADC}} + \mathcal{P}_{\text{MAC}} + \mathcal{P}_{\text{TX}} \) or \( \mathcal{P}_{\text{AFE}} + \mathcal{P}_{\text{ADC}} + \mathcal{P}_{\text{MAC}} + \mathcal{P}_{\text{NVM}} \), depending on whether the estimates are immediately transmitted (TX) or stored in the NVM (NV). In the _NV option the transmit power disappears from the power budget as no data is transmitted while the node is in the self-sustained operation mode. In all cases, the degrees of freedom (\( r \) and possibly \( s \)) were set to yield the needed processing gain \( \Delta B \) and, when multiple configurations are possible, the one with minimum power was chosen.

The results of evaluating all six options are reported in Figs. 3(a)-(c) as a function of the gain \( \Delta B \). In Fig. 3(a) we plot the actual \( f_s \) needed by each configuration to meet the requirements and minimize power. We observe that the sampling rates increase with the same exponential trend for all the six options. The evaluation of the required \( \delta \), shown in Fig. 3(b), only applies to options with \( \delta < 1 \), i.e., subsampling options. The results suggest that higher densities must be employed for higher gains \( \Delta B \), thus, by comparison with Fig. 4, triggering the use of all coefficient values that our architecture allows. Finally, Fig. 3(c) highlights the reduction in power consumption achieved by the various typologies with respect to OFF_FS. It is clear that, although partially effective, simple subsampling (OFF_SS) has a much smaller impact than local estimation (ON_FS_TX and ON_SS_NV). As anticipated, pairing local estimation with subsampling (ON_SS_TX and ON_SS_NV) yields the largest power reduction up to one order of magnitude for large process gains.

V. CONCLUSION

We have presented a compressed estimation hardware architecture for wireless sensor nodes, which leverages the combined data reduction effect of subsampling and parameter estimation to achieve low-power operation. The introduction of punctured sampling effectively allows us to minimize power consumption of the node while achieving a specified detection performance. A corresponding specialized multiplier-accumulator unit was designed in a 28 nm FDSOI CMOS technology and characterized in terms of power consumption. In a case study we found that the advantage of the compressed sensing and estimation approach over other sensor node architectures can be as high as an order of magnitude in reduction of the total power consumption.

VI. ACKNOWLEDGMENTS

The research was partially funded by the project Ultra-soundToGo, financed with a grant from the Swiss Nano-Tera.ch initiative, and evaluated by the Swiss National Science Foundation.

REFERENCES