



MOS regions




NMOS
0 < V_{TO} ⇒ enhancement mode




$$i_D = \frac{K_P \cdot W}{2 \cdot L} \begin{cases} 0 & v_{GS} - V_{TO} \leq 0 \leq v_{DS} \text{ cut off} \\ 2(v_{GS} - V_{TO})v_{DS} - v_{DS}^2 (1 + \lambda v_{DS}) & 0 \leq v_{DS} \leq v_{GS} - V_{TO} \text{ (triode)} \\ (v_{GS} - V_{TO})^2 (1 + \lambda v_{DS}) & \text{saturation} \\ & 0 \leq v_{GS} - V_{TO} \leq v_{DS} \end{cases}$$

at the boundary $v_{DS} = v_{GS} - V_{TO}$
(ohmic & sat)

Diode connected



$v_{DS} = v_{GS} \Rightarrow v_{DS} \geq v_{GS} - V_{TO}$
 \Rightarrow Min in saturation if $v_{GS} - V_{TO} > 0$
(otherwise in cut off)



KCL $i_R = i_D = G(E - v_D)$
Ohm's law
 $= \frac{K_P W}{2 L} (v_D - V_{TO})^2$

$G = 1/R$


$x = v_D - V_{TO} = v_{OD}$

$= \beta_n x^2 = G(E - V_{TO} - x) \Rightarrow$ quadratic in x

Given the transistor $I = \beta_m (v_D - V_{T0})^2 \Rightarrow v_D = V_{T0} + \sqrt{I/\beta_m}$

$$\beta_m = \frac{K_P \cdot W}{2 \cdot L}$$



$$\Rightarrow R = (E - v_{DQ})/I$$





v_{DS} be large enough to keep M_2 in saturation

a current mirror

for R can use a PMOS



For amplification



assume Q is saturation point for M

$$i_D = \beta (v_{GS} - V_{T0})^2 (1 + \lambda v_{DS})$$

$$v_{DS} = V_{T0} \text{ when } v_{SB} = 0$$

$$i_D = I_D + i_d$$


$$x_y = x_y + \kappa_y$$

"total bias signal"



$$i_D(v_{GS}, v_{DS}) = I_D + \frac{\partial i_D}{\partial v_{GS}} \Big|_Q (v_{GS} - V_{GS}) + \frac{\partial i_D}{\partial v_{DS}} \Big|_Q (v_{DS} - V_{DS}) + \text{higher orders}$$

$$i_D(V_{GS}, V_{DS}) = i_{DQ}$$

$$\Rightarrow i_d = i_D - I_D = \frac{\partial I_D}{\partial v_{GS}} \Big|_Q v_{gs} + \frac{\partial I_D}{\partial v_{DS}} \cdot v_{ds}$$



$$i_d = g_m \cdot v_{gs} + g_d \cdot v_{ds}$$



(low frequency
[drop C_{gs}, C_{gd}])

$$r_o = 1/g_o = 1/g_d$$


of interest is $\frac{v_o}{v_i}$;
$$v_o = -(g_m r_o) \left(\frac{R r_o}{r_o + R} \right) = -g_m \cdot R_{L_{eq}} \cdot v_i$$

$$\frac{v_o}{v_i} = A_v = \text{voltage gain} = -g_m \cdot R_{load}$$

$$g_m: \frac{\partial I_D}{\partial v_{GS}} \Big|_Q = \frac{\beta \cdot 2 (v_{GS} - V_{T0})^2 (1 + 2v_{DS})}{(v_{GS} - V_{T0})} = \frac{2 I_D}{V_{DS}} \approx 2\beta (v_{GS} - V_{T0})$$

$v_{GS} = V_{GS}$
 $v_{DS} = V_{DS}$

go to a voltage divider for the gate voltage



$$V_{GS} = \frac{R_{g2}}{R_{g1} + R_{g2}} V_{DD}$$

C_c = coupling capacitor
(very large)

$$v_o/v_i \approx -g_m R$$

$$f_c = \frac{1}{2\pi C_c} \approx \frac{1}{j\omega C_c}$$