

1. Dram simulations

For the dynamic RAM cell shown in Figure 11.21, page 1036, assume that the cell storage capacitance, C_s , is 50 pFarads, and the bit line capacitance, C_b , is 50 times larger. Assume that the transistor is an NMOS 4007 transistor and that all voltages mentioned below are with respect to ground, these being $v_b(t)$, $v_s(t)$ and $v_w(t)$ for the bit line voltage, the storage capacitor voltage and the word line voltage, respectively. Assume $V_{dd}=5V$ and the precharge value of the voltage on C_b to be $V_{dd}/2$.

- a. Ignore transistor capacitors, the channel length modulation and the body effect. Set up the differential equation for the bit line capacitor voltage, $v_b(t)$. Do this for the initial storage capacitor voltage $v_s(0^-)=V_{dd}$ and the word line voltage $v_w(t)$ being V_{dd} times the unit step function, $1(t)$. For this determine which terminal of the transistor is the drain and which the source and the region of operation of the transistor. Note that $v_s(t)$ can be eliminated since $-C_s(dv_s/dt)=C_b(dv_b/dt)$ when the transistor is turned on. So first give the equation for $v_s(t)$ versus $v_b(t)$ for those t for which the transistor is turned on.
- b. Run Spice and check $v_s(t)$ & $v_b(t)$ and check against what you found in part a. for this use a VPULSE on the gate of the transistor with a small rise time and long pulse width and period or, alternately, a VPWL (where PWL= Piece-Wise Linear).
- c. Repeat parts a, b for the case of $v_s(0^-)=0$.