


Darlington p. 645

EE303
03/05/09





$$i_C = \beta_1 i_B + \beta_2 i_{B2}, \quad i_{B2} = -i_{E1}$$

$$= \frac{i_{C1}}{\alpha_1} = \frac{\beta_1 i_B}{\alpha_1}$$




$$i_C = \left(\beta_1 + \beta_2 \frac{\beta_1}{\alpha_1} \right) i_B$$

$$= \beta i_B$$


Load line & inverter CMOS





here $i_{in} = -i_{op}$; $v_{DS} = v_o - V_{DD}$





When $v_i = 0 = V_{DD}$



When $v_i = V_{dd}$




in between



note no current is drawn at $v_i = 0$, $v_i = V_{dd}$
but in between there is. \Rightarrow no power used except when transition

\therefore useful for logics

How to achieve $v_o = V_{dd}/2$ when $v_i = V_{dd}/2$



$$\Rightarrow V_{DS} = V_{GS}$$

$$\text{or } V_{DS} > V_{GS} - V_{TO}$$

\Rightarrow implies saturation of NMOS & PMOS

to design:

$$i_{Dn} = -i_{Dp} \Rightarrow \frac{K_{Pn}}{2} \frac{W_n}{L_n} (V_{GS} - V_{TO_n})^2 (1 + \lambda_n V_{DS})$$


$$= \frac{K_{Pp}}{2} \left(\frac{W}{L}\right)_p (V_{SG} + V_{TO_p})^2 (1 + \lambda_p V_{SD})$$

$$\Rightarrow \frac{K_{Pn}}{2} \left(\frac{W}{L}\right)_n \left(\frac{V_{dd}}{2} - V_{TO_n}\right)^2 (1 + \lambda_n \frac{V_{dd}}{2}) = \frac{K_{Pp}}{2} \left(\frac{W}{L}\right)_p \left(\frac{V_{dd}}{2} - V_{TO_p}\right)^2 (1 + \lambda_p \frac{V_{dd}}{2})$$

for design we choose W/L 's; this is linear in their ratio

$$\left(\frac{W}{L}\right)_p = \left(\frac{W}{L}\right)_n \cdot \left(\frac{K_{Pn}}{K_{Pp}}\right) \left(\frac{V_{dd/2} - V_{TO_n}}{V_{dd} - V_{TO_p}}\right)^2 \left(\frac{1 + \lambda_n V_{dd/2}}{1 + \lambda_p V_{dd/2}}\right)$$

Pass transistor 1.983





a key point:
Bulk should tie to \$V_{ss}\$ to turn off the bulk to channel diode

desire to be near the origin when we close the switch
desire for \$V_{os}\$ to be max.


\$\Rightarrow\$ use \$v_g = V_{dd}\$ when turn on

want this small
\$v_g = V_{ss} \le 0\$
at lowest potential \$\Rightarrow\$ turns off the transistor

redone 03/06/09




Full "switch" has a CMOS pair




and 2 or gates
\$\Downarrow\$ cascode \$\Downarrow\$ parallel


scattering matrix
 $v^n = S v^i$



$$\begin{aligned} 2V^e &= V + i \\ 2V^f &= V - i \\ \hline V &= v^i + v^n \\ i &= v^i - v^n \end{aligned}$$



$$v_2^n \begin{bmatrix} v_1^n \\ v_2^n \end{bmatrix} = \begin{bmatrix} a_{11} & a_{12} \\ a_{21} & a_{22} \end{bmatrix} \begin{bmatrix} v_1^i \\ v_2^i \end{bmatrix} \Rightarrow 0 \quad v_2 = a_{21} v_1^i = \frac{a_{21} e}{2}$$



for $a_{11} \Rightarrow v_1^n = a_{11} \cdot v_1^i$ when $v_2^i = 0$

$$v_1^n = \frac{v_1 - i_1}{2} = a_{11} \cdot \frac{e}{2} \Rightarrow a_{11} = \text{reflection coefficient at the 1st port when terminate port 2 by } 1 \Omega.$$