


CMOS gates
p. 967

EE303
03/17/06

2-input NAND




if $A=0$, $Y=1$ (no matter B)


$B=0$, $Y=1$ (no matter A)

$A \& B=0$, $Y=1$

$A \& B=1$, $Y=0$

when
 $A \& B=1$





when $A \text{ or } B = 0$

$I_D = 0$
when $V_{SG} = V_{DD}$

$$\Rightarrow V_{DS} = 0 \Rightarrow V = V_{DD} - V_{SD} = V_{DD}$$

note substrate on QNA is not tied to the source unless put in a separate P-well if make on one chip. Means that $V_{th_{NA}} \neq V_{TO_n}$

$$V_{th} = V_{TO} + \text{GAMMA} (\sqrt{V_{SB} + 2\phi_f} - \sqrt{2\phi_f})$$

C_F , (4.33)

p. 258

