


ENEE 302 Final Exam Spring 2005

Work all problems and show your work for partial credit. 100 points, 120 minutes; if stuck be sure to go on to the next problem. Your signature guarantees the work is your own - only signed exams will be graded. Open book, open notes; Unless otherwise stated, for MOS transistors assume that $3KP_n=5KP_p=300\mu A/V^2$, $V_{TOn}=0.75V$, $V_{TOp}=1.3V$, $\lambda_n=\lambda_p=0$. Good luck

1. [30 points, 30 minutes]


A new nanotechnology field effect transistor, nanoFET, has the following schematic symbol with the model equations (using Spice variable conventions) given below.




$$i_a = C_a \frac{dv_{ac}}{dt}$$

$$I_b = -I_c = \beta \frac{(V_{ac})V_{bc}}{1 + \lambda|V_{bc}|}$$


- a) For $\lambda=0.001/mV$, $\beta=1nA/mV^2$, and $C_a=0.1pFd$, sketch the DC curves of I_b/β versus V_{bc} over $-5mV < V_{bc} < +5mV$ with V_{ac} as a nested voltage in 2mV volt steps from $-2mV < V_{ac} < 2mV$
- b) The nanoFET of part a) is connected as shown next. Sketch the DC I versus V curve for this connection giving asymptotes and behavior near $V=0$.



- c) The nanoFET of part a) is connected as shown next. Give the PSpice equivalent circuit for the component seen between nodes 1 and 2 in terms of the PSpice components (R, L, C, G, E, F).



2. [35 points, 30 minutes]



For the above circuit assume that all transistors are equal with $W=L$ and when turned on are in saturation. Assume that a digital one is represented by $I=1\text{mA}$ and a digital zero by $I=0\text{mA}$. Assume also the tail current $I_T=1\text{mA}$ and sufficiently large λ_n .

- When $I_a=I_b$, for both 1mA and 0mA , give the output current I_c .
- Using $|I_c|$ to represent the digital output, give a truth table using I_a and I_b as inputs.
- Determine if this is a suitable current mode logic gate. If so, what gate is it? And if not give the reason why not.

3. [35 points, 30 minutes]

For the following circuit, both transistors are identical with $W=L$; V_i and V_o are measured with respect to ground

- Determine for what V_i the two transistors are turned on and in saturation.
- Determine analytically, at DC, V_o versus V_i for the V_i found in part a) and sketch the resulting curve for those V_i falling within the range $V_{ss}=-5\text{V} < V_i < +5\text{V}=V_{dd}$.
- Is this a good digital logic inverter (of CMOS type inverter)? A good small signal analog inverter (of op-amp type inverting amplifier)? Explain.

