ile: c:\temp\courses\spring2005\302\302finalS05.doc RWN 05/14/05
ENEE 302 Final Exam Spring 2005
Work all problems and show your work for partial credit. 100 points, 120 minutes; if stuck be sure to go on to the next problem. Your signature guarantees the work is your own - only signed exams will be graded. Open book, open notes; Unless otherwise stated, for MOS transistors assume that $3 \mathrm{KPn}=5 \mathrm{KPp}=300 \mathrm{uA} / \mathrm{V}^{2}, \mathrm{VTOn}=0.75 \mathrm{VTO} p=1.3 \mathrm{~V}, \lambda \mathrm{n}=\lambda \mathrm{p}=0$. Good luck

1. [30 points, 30 minutes]

A new nanotechnology field effect transistor, nanoFET, has the following schematic symbol with the model equations (using Spice variable conventions) given below.


$$
\begin{aligned}
& \mathrm{i}_{\mathrm{a}}=\mathrm{C}_{\mathrm{a}} \frac{\mathrm{dv}_{\mathrm{ac}}}{\mathrm{dt}} \\
& \mathrm{I}_{\mathrm{b}}=-\mathrm{I}_{\mathrm{c}}=\beta \frac{\left(\mathrm{V}_{\mathrm{ac}}\right) \mathrm{V}_{\mathrm{bc}}}{1+\lambda\left|\mathrm{V}_{\mathrm{bc}}\right|}
\end{aligned}
$$

a) For $\lambda=0.001 / \mathrm{mV}, \beta=\operatorname{lnA} / \mathrm{mV}^{2}$, and $\mathrm{Ca}=0.1 \mathrm{pFd}$, sketch the DC curves of $\mathrm{I}_{\mathrm{b}} / \beta$ versus $\mathrm{V}_{\mathrm{bc}}$ over $-5 \mathrm{mV}<\mathrm{V}_{\mathrm{bc}}<+5 \mathrm{mV}$ with $\mathrm{V}_{\mathrm{ac}}$ as a nested voltage in 2 mV volt steps from $-2 m V<V_{a c}<2 m V$
b) The nanoFET of part a) is connected as shown next. Sketch the DC I versus V curve for this connection giving asymptotes and behavior near $\mathrm{V}=0$.

c) The nanoFET of part a) is connected as shown next. Give the PSpice equivalent circuit for the component seen between nodes 1 and 2 in terms of the PSpice components (R, L, C, G, E, F).

2. [ 35 points, 30 minutes]


For the above circuit assume that all transistors are equal with $\mathrm{W}=\mathrm{L}$ and when turned on are in saturation. Assume that a digital one is represented by $\mathrm{I}=1 \mathrm{ma}$ and a digital zero by $\mathrm{I}=0 \mathrm{~mA}$. Assume also the tail current $\mathrm{IT}=1 \mathrm{~mA}$ and sufficiently large $\lambda \mathrm{n}$.
a) When $\mathrm{Ia}=\mathrm{Ib}$, for both 1 mA and 0 mA , give the output current Ic..
b) Using $|\mathrm{Ic}|$ to represent the digital output, give a truth table using Ia and Ib as inputs.
c) Determine if this is a suitable current mode logic gate. If so, what gate is it? And if not give the reason why not.
3. [35 points, 30 minutes]

For the following circuit, both transistors are identical with $\mathrm{W}=\mathrm{L}$; Vi and Vo are measured with respect to ground
a) Determine for what Vi the two transistors are turned on and in saturation.
b) Determine analytically, at DC, Vo versus Vi for the Vi found in part a) and sketch the resulting curve for those Vi falling within the range $\mathrm{Vss}=-5 \mathrm{~V}<\mathrm{Vi}<+5 \mathrm{~V}=\mathrm{Vdd}$.
c) Is this a good digital logic inverter (of CMOS type inverter)? A good small signal analog inverter (of op-amp type inverting amplifier)? Explain.


