




NMOS



PMOS





can make almost identical when flip in origin by choosing w/l 's

CMOS is for these satisfying


$$i_{Dn} = -i_{Dp} \text{ when } v_{GSn} = -v_{GSp} \text{ \& } v_{DSn} = -v_{DSp}$$

for the CMOS inverters
 uses no power
 unless are transitioning




when $v_{in} = V_{DD}$, $v_{DS_n} = 0$ as $i_{D_n} = -i_{D_p} = 0$

p. 967 = CMOS gates



if either A or $B = 1$ then $v_{out} = V_{SS}$
 if both A & $B = 0$ then $v_{out} = V_{DD}$
 $1 =$ switch closed
 $0 =$ switch open
 this is a nor gate





here $V_{thp} \approx V_{thp} M_{B\bar{}}$ $V_{thp} M_{A\bar{}}$

CMOS nor gate


figure 10.12, p. 967

NAND

CMOS




pass transistors - logic \Rightarrow PTL p. 983



$$v_{out} = v_{in}$$

$$\text{if } A = B = 1$$



$$\text{if } v_{in} = v_a > v_b = v_{out}$$

$$\text{then } a = \text{drain}$$

$$b = \text{source}$$

$$\text{if } v_{in} = v_a < v_b = v_{out}$$

$$\text{then } a = \text{source}$$

$$b = \text{drain}$$

\therefore can not tie bulks to either
 a or b or the middle
 \Rightarrow need to tie to v_{ss}