





EE3303H
11/08/16


Page 1093 = pull-up & pull-down CMOS



$$Y = \overline{A + B}$$

$$\text{and} = \text{or} = +$$






pull-up


$$Y = \overline{A \cdot B} \quad , \quad \overline{\overline{A \cdot B}} = A + B$$

connected




$$\overline{Y} = A + B$$


mos




pull down





pull up









inverter combination








pass Transistor




\Rightarrow CMOS pass Transistor Page 1193
 is at gate B_p at V_{DD}
_n



Sketch, page 1239



3 equilibrium points



S R = set - next flip flop

