


Rewrite; class computer system down


diode eq; p. 150, eq. (3.40)
Load line, p. 180, Fig. 4.11
small signal, p. 184, Fig. 4.13

pn junction diode




$$i_D = I_S (e^{v_D/V_T} - 1)$$

$$V_T = kT/q, \quad q = \text{electron charge} \\ = 0.026 \text{ V @ room } T$$



dn a circuit



$$i_D = f(v_D) = I_S (e^{v_D/V_T} - 1)$$


$$G = 1/R$$

KCL at node D: $0 = i_D + i_R + i_C \Rightarrow 0 = f(v_D) + G(v_D - E) + C \frac{dv_D}{dt}$

$$\Rightarrow C \frac{dv_D}{dt} = -G(v_D - E) - f(v_D)$$

at DC ($=$ bias), $dv_D/dt = 0$ & $v_D \Rightarrow V_D = V_Q$, $Q =$ quiescent

$$\therefore \text{Q bias } f(v_D) = -G(v_D - E)$$



Right side eq.
 $L = -g_m(V_{DS} - E)$

Left side, device eq.
 $L = f(V_{GS})$

For small signal, expand in Taylor series about $V_{GS} = V_Q$

$$\therefore \text{need } \frac{dI_D}{dV_{GS}} = \frac{dI_D}{dV_{GS}} \bigg|_{V_{GS}=V_Q} = \frac{I_S}{V_T} \cdot e^{V_Q/V_T} \triangleq g_m = \text{slope of device curve @ } Q$$

$$\text{if } v_{GS} > 0 \text{ region } I_D \approx I_S e^{v_{GS}/V_T} \quad \& \quad \frac{dI_D}{dV_{GS}} \approx \frac{I_D}{V_T} \Rightarrow g_m = \frac{I_D}{V_T} = \frac{I_Q}{V_T}$$

∴ The expansion for the circuit needs .

$$\text{needs } i_D = f(v_D) = f(v_Q) + \frac{df}{dv_D} \bigg|_{v_D=v_Q} (v_D - v_Q) + \frac{1}{2} \frac{d^2 f}{dv_D^2} \bigg|_{v_D=v_Q} (v_D - v_Q)^2 + \dots$$

$$\therefore i_D \approx I_Q + g_D (v_D - v_Q)$$

ignore if $(v_D - v_Q)$ is small

Expanding KCL terms about $v_D = v_Q$

$$\begin{aligned} C \frac{dv_D}{dt} &= C \frac{d(v_D - v_Q)}{dt} \quad (C \text{ is } dV_Q/dt = 0) \\ &= -G(v_D - v_Q) - \{I_Q + g_D(v_D - v_Q)\} \end{aligned}$$

$$\text{Let } v_D = v_D - v_Q = v_D - v_Q \equiv \overset{\uparrow}{\text{Total}} \overset{\uparrow}{\text{Bias}} = \overset{\uparrow}{v_D} + \overset{\uparrow}{v_D} \quad \text{original}$$

gives $C d v_D / dt = -G (\underbrace{v_D - V_Q}_{v_D} + V_Q - E) - \{ I_Q + g_d \cdot v_D \}$


$\Rightarrow C d v_D / dt = -I_Q + G(E - V_Q) - G v_D - g_d \cdot v_D$

Replaces Area (= DC \Rightarrow constant) Terms & rearranging (= original) Terms


Basis: $0 = -I_Q + G(E - V_Q) \Rightarrow I_Q = G(E - V_Q)$

Signal: $C d v_D / dt = -G v_D - g_d v_D \Rightarrow C \dot{v}_D + (g_d + G) v_D = 0$

gives 2 circuits



kinndl
Signal



KCL

$V_D = 1/g_d$

∴ the circuit design problems with transistors will involve two circuits, the bias one and the signal one. Since g_D depends on V_Q the two problems interleave and one needs to choose the Q point with signal in mind.