




P. 1114 NAND CMOS




Jahls

A	B	y
1	1	0
1	0	1
0	1	1
0	0	1




Dynamic RAM p. 1224



if $V_{CA} = V_{DD}$ $V_{CB} \approx V_{DD}/2$ if address transistor
 $\Rightarrow a \neq 1$ stored

$V_{CA} = 0$
 $\Rightarrow 0$ stored



$Q = \text{charge before switch}$

$$C_a V_{CA} + C_b \cdot \frac{V_{DD}}{2} = (C_a + C_b) \cdot V_0$$

$$\text{if } V_{CA} = 1 \Rightarrow C_a V_{DD} + C_b \cdot \frac{V_{DD}}{2} = (C_a + C_b) \left(\frac{V_{DD}}{2} + \Delta V \right) \quad C_b \gg C_a$$

$$C_a V_{DD} = C_a \frac{V_{DD}}{2} + C_a \Delta V + C_b \Delta V, \Rightarrow C_a \left(\frac{V_{DD}}{2} \right) = (C_a + C_b) \Delta V$$

$$\Delta V \approx \frac{C_a V_{DD}/2}{C_a + C_b}, \quad \Delta V \approx \frac{C_a}{C_b} \cdot \frac{V_{DD}}{2}$$





$$\text{if } V_{CA} = 0 \quad C_b \frac{V_{DD}}{2} = (C_a + C_b) \left(\frac{V_{DD}}{2} - \Delta V \right)$$

$$0 = C_a \frac{V_{DD}}{2} - C_a \Delta V - C_b \Delta V \quad \Rightarrow \Delta V = \frac{C_a V_{DD}/2}{C_b}$$


$$\therefore V_{CB} = \frac{V_{DD}}{2} - \frac{C_a}{C_b} \frac{V_{DD}}{2} = \left(1 - \frac{C_a}{C_b} \right) \frac{V_{DD}}{2} < \frac{V_{DD}}{2}$$

to restore replace V_{DD} by $V_{DD} + \Delta V$ when finish measuring a 1; also need to refreshing


SRAM




ring oscillator
p. 1239



floating gate



model



D flip flop

