






latch

P.1206
F15.3




3 bias points 0 unstable



clocked SR


P.1212
F15.7




ϕ = clock square wave
0 & V_{DD} amplitude on pass transistor switches

also on


P.1207
F15.4




SRAM
P.1218
F 15.12



DRAM
P.1225
F 15.18



For reading



for $t=0^-$
pass transistor
= open
 $v_B = V_{DD}/2$
if a 1 is in
memory
 $v_m = V_{DD}$

at $t=0^+$ switch closed

charge total \downarrow same charge

$$t=0^- \quad C_m v_m + C_B v_B = (C_m + C_B) v_{B,0^+} \quad v_{B,0^+} = V_{DD} + \Delta V_B$$

normally $C_m < C_B \approx 10C_m$

$$C_m \cdot \frac{V_{DD}}{2} + C_B \frac{V_{DD}}{2} = (C_m + C_B) \cdot v_{B,0^+}$$

$$= (C_m + C_B) \left(\frac{V_{DD}}{2} + \Delta V_B \right)$$

$$\frac{(C_m + C_B) V_{DD}}{2} + C_m \frac{V_{DD}}{2} = (C_m + C_B) \frac{V_{DD}}{2} + (C_m + C_B) \Delta V_B$$

$$\Delta V_B = \frac{C_m}{C_m + C_B} \cdot \frac{V_{DD}}{2} \approx \frac{1}{11} \cdot \frac{V_{DD}}{2}$$

for a 1 stored

Physically; if C_{mem} has a 1 it raises v_B when connected & if a 0 it lowers v_B . So sense if v_B goes up or down to detect what is in memory

for a 0, $v_{m_0} = 0 \Rightarrow C_B \frac{V_{DD}}{2} = (C_m + C_B) \left(\frac{V_{DD}}{2} + \Delta V_B \right)$

$$0 \cdot C_B \frac{V_{DD}}{2} - C_m \frac{V_{DD}}{2} = \Delta V_B (C_m + C_B)$$

$$\frac{-C_m \cdot \frac{V_{DD}}{2}}{C_B + C_m} = \Delta V_B$$

if $C_B = 10C_m \Rightarrow -\frac{1}{11} \frac{V_{DD}}{2} = \Delta V_B$ if a 0 is stored

op-amp

VCVS

high voltage gain

