


3 regions of operation of an MOS transistor


NMOS cutoff, only sub threshold current, $0 \leq V_{GS} \leq V_{th}$
 "VTO if $V_{DS} = 0$ "

ohmic = triode, somewhat linear



$$0 \leq v_{DS} \leq v_{GS} - V_{th}$$



saturation, almost constant current
square law




$$i_D = \frac{K_P \cdot W}{2 \cdot L} \cdot \begin{cases} 0 & 0 \leq V_{GS} \leq V_{th} \text{ cutoff} \\ (2(V_{GS} - V_{th})v_{DS} - v_{DS}^2) & 0 \leq v_{DS} \leq v_{GS} - V_{th} \text{ ohmic} \\ (V_{GS} - V_{th})^2 & 0 \leq v_{GS} - V_{th} \leq v_{DS} \text{ saturation} \end{cases}$$

at transition between on regions $v_{GS} - V_{th} = v_{DS}$


$$i_{D_{max}} = \frac{K_P \cdot W}{2 \cdot L} \cdot v_{DS}^2$$




as a NMOS as a diode, $v_{DS} = v_{GS}$ then $v_{DS} > v_{GS} - V_{th}$





auto transistor in saturation if $v_{DS} > V_{th}$




to make a capacitor



$$C \approx C_{ox} W \cdot L$$



H parameters



$$\begin{bmatrix} i_1 \\ i_2 \end{bmatrix} = Y \begin{bmatrix} v_1 \\ v_2 \end{bmatrix}$$


$$\begin{bmatrix} v_1 \\ v_2 \end{bmatrix} = H \begin{bmatrix} i_1 \\ i_2 \end{bmatrix}$$

$h_{21} \rightarrow h_{SR}$ for grounded emitter BJT

$$h_{21} = \left. \frac{i_2}{i_1} \right|_{v_2=0} \approx \text{short circuit current gain of the 2-port}$$

$$i_2 = h_{21} i_1 + h_{22} v_2$$

$h_{SR} = h_{FE}$ forward grounded emitter




$h_{SR} \Rightarrow$ for


for MOS we can operate sub-threshold then $|i_D| \approx 10^{-12}$ A pico amp range

$$p. 1129 \quad i_D = I_S e^{v_{GS}/(nV_T)} \quad \text{for } v_{DS} > v_{GS} - V_{th}$$

$$= \frac{W}{L} \cdot I_{D0} e^{(v_{GS} - V_{th})/(nV_T)} \quad (\times [1 - e^{-v_{DS}/(nV_T)}])$$

small signal NMOS (ignore Bulk but see p. 704) get π equivalent \Rightarrow Y parameters





$$i_D(v_{GS}, v_{DS}) = I_D + \left. \frac{\partial i_D}{\partial v_{GS}} \right|_Q (v_{GS} - V_{GS}) + \left. \frac{\partial i_D}{\partial v_{DS}} \right|_Q (v_{DS} - V_{DS}) + \dots$$

In saturation $i_D = \frac{K_P W}{2 L} (v_{GS} - V_{th})^2 (1 + \lambda v_{DS})$

$$\left. \frac{\partial i_D}{\partial v_{GS}} \right|_Q = 2 \cdot \left(\frac{K_P W}{2 L} \right) (v_{GS} - V_{th}) (1 + \lambda v_{DS}) \Big|_Q = 2 \frac{I_D}{(v_{GS} - V_{th})} = 2 \frac{I_D}{V_{ov}}$$

$V_{ov} = V_{GS} - V_{th}$

$$= g_{m1} = g_m$$

see p. 497




$$\left. \frac{\partial i_D}{\partial v_{DS}} \right|_Q = \lambda \left(\frac{K_P W}{2 L} (v_{GS} - V_{th})^2 (1 + \lambda v_{DS}) \right) \Big|_Q = \frac{\lambda I_D}{(1 + \lambda V_{DS})} \approx \lambda I_D$$

$$= g_o = g_{22} = \left. \frac{i_2}{v_2} \right|_{v_1 = (v_{gs} = 0)}$$

at very low frequencies $i_1 = 0 \Rightarrow Y = \begin{bmatrix} 0 & 0 \\ g_m & g_o \end{bmatrix}$


$$i_D - I_D = i_d, \quad v_{GS} - V_{GS} = v_{gs} = v_1$$

$$v_{DS} - V_{DS} = v_{ds} = v_2$$





p. 706 for C_{gg} & C_{gd}

$$Y = \begin{bmatrix} \frac{1}{C_{gg}} + \lambda C_{gd} & -\lambda C_{gd} \\ -\lambda C_{gd} + g_m & \lambda C_{gd} + g_o \end{bmatrix}$$



Bias of NMOS

as no DC current into gate
can use a voltage divider
to get V_{GS}



$$V_{GS} = \frac{R_B}{R_A + R_B} \cdot V_{DD}$$
$$= \frac{1}{1 + (R_A/R_B)} V_{DD}$$

free to choose one
of R_A or R_B
(choose large)