

Substrate bias
Eq. (4.33) v. 258 nMOS

$$V_t = V_{T0} + \gamma \left(\sqrt{2\phi_f + V_{SB}} - \sqrt{2\phi_f} \right) \quad 2\phi_f = 0.6V$$

$$\gamma = \frac{\sqrt{2|q| N_A \epsilon_{Si}}}{C_{ox}}$$

↑
PHISUB

assumes B-S diode is back-biased
but can forward bias to close to 0.6V
 $N_A = N_{SUB}$
 $C_{ox} = \text{capacitance/area of the gate oxide}$

in saturation

$$i_D = \frac{K_P W}{L} (V_{GS} - V_t)^2$$


$$C = \frac{\epsilon A}{t} \rightarrow \text{needs } t_{ox}$$

↑ as $V_t(V_{SB})$ can control i_D by V_{SB}




can forward bias without drawing substrate current
so can actually decrease V_t over V_{T0}

P.967 = CMOS gates fig. 10.13



if A = "1" i.e. $V_A = V_{DD}$ then M_{PA} is off & M_{NA} is "on" all the way
and then if B is "1" then $V_B = V_{DD}$ & M_{PB} is off $\Rightarrow V_0 = "0" = 0V$

if $A = "1"$ & B is $"0"$ M_{NB} is off




if $v_A = v_B = "0"$ $v_o = v_{DD} = "1"$

By the mathematics of the Sheffer stroke
all binary logic functions can be
realized by NAND gates.

The 4007 package was created for this
(for CMOS gates)


alternately, use pass transistors




if $v_{in} > v_o$, $a = D$, $b = S$ \rightarrow current direction

if $v_{in} < v_o$, $a = S$, $b = D$ \leftarrow current direction

Here v_G = gate voltage controls if we transfer
 v_{in} to v_o or not. see p. 983 for pass
transistor logic




if B & C are closed
then $Y = A$




if B or C is closed
then $Y = A$

customarily one switch is 2 transistors



to get a
large \rightarrow
conductance
(= small
resistance) of
the switch we want
large W/L

p. 996 has domino logic CMOS gates



v_3 is delayed from v_1

$v_1 = v_3$ after some delay

frequency of changing gives
the speed of a chip.

BIST = built in self test