File: f:/coursesF08/303/303F08Hmwk6.doc RWN 10/05/08
303 Fall 2008 - Homework 6 Due Tu 10/14/08

1. Using 4007 packaged transistors (=CA3600 Spice package) create the CMOS NOR gate of Figure 10.12, p. 967. Connect a capacitor load from the output, node Y, to ground and bias with VDD $=5 \mathrm{~V}$. For the capacitor use a MOSFET P \& N parallel connected capacitor (the capacitor is formed by connecting the drain to the source with that connection for one lead and the gate lead for the other). Do a Spice transient analysis run with the inputs from piecewise linear voltage sources set to give the logic signals in the combinations needed to check that the circuit is a NOR gate; be sure to use large enough pulse widths so that the output settles as well as small, pSec , rise and fall times. Give the delay through the gate using the delay time as the time between $50 \%$ amplitude points of the input and output. .
2. Repeat problem 1 above for the NAND gate of Figure 10.13.
3. 



An OTA $=($ Operational Transconductance Amplifier) is a differential pair with an "active" load to give the output to be the difference current of the pair collector currents. In the NPN BJT pair case the load is shown in Figure 7.32 and the current difference, Io, is derived from Equations (7.72) to be Io $=-\mathrm{IT} \cdot \tanh (\mathrm{Vd} /(2 \mathrm{VT})$
Where IT is the tail current (called simply I in the text)
In Spice the idealized BJT OTA can be simulated using a GVALUE component (in the ABM library) with the expression for Io as the gain. With these facts in mind consider the following circuit for which the output voltage, Vo, is measured with no load (no current in the right lead)

(continued on next page)
a) For this circuit show that the load line equation, is (where G1 $=1 / \mathrm{R} 1$ )

$$
\mathrm{Io}=-\mathrm{G} 1(\mathrm{Vd}-\mathrm{Vin})
$$

b) Sketch the OTA curve of Io versus Vd and the load line curves of Io versus Vd for several important values of Vin. From that show that this circuit has hysteresis. Calculate the smallest R1, call it Rmin, such that hysteresis will result (for this you can set the tangents equal for the OTA curve and the load line). Find the voltages $\pm \mathrm{Vj}$ at which the hysteresis jumps, Sketch Io versus Vin showing the hysteresis.
c) Choose $\mathrm{R} 1=2 \mathrm{Rmin}, \mathrm{R} 2=\mathrm{R} 1, \mathrm{IT}=104 \mathrm{uA}(=4 \times 26 \mathrm{uA}), \mathrm{VT}=26 \mathrm{mV}$, and run a transient response in Spice using an input voltage that is triangular via the piecewise linear voltage source, VPWL, starting at 0 , going slowly negative to twice the hysteresis negative jump point and then to positive twice the hysteresis positive jump point, and then back to the most negative value. Plot Io versus Vin.
d) Calculate Vo versus Vin and sketch the result; compare with Spice results.

