Project 1: Simple Verilog Model (5%)

1. Purpose

The purpose of this assignment is to learn the rudiments of the Verilog hardware description language in the context of a processor design. Some of the most important concepts you will learn are those of non-blocking assignments and concurrency. Non-blocking assignments are specific to the Verilog language; concurrency is a powerful concept that shows up at all levels of processor design. The processor model will be a simple sequential implementation—on every cycle, you will execute an instruction and update the program counter accordingly.

2. RiSC-16 Instruction Set

Before we talk about Verilog implementation, we have to talk about the instruction-set architecture (ISA). This section describes the ISA of the 16-bit Ridiculously Simple Computer (RiSC-16), a teaching ISA that is based on the Little Computer (LC-896) developed by Peter Chen at the University of Michigan. The RiSC-16 is an 8-register, 16-bit computer. All addresses are shortword-addresses (i.e., address 0 corresponds to the first two bytes of main memory, address 1 corresponds to the second two bytes of main memory, etc.). Like the MIPS instruction-set architecture, by hardware convention, register 0 will always contain the value 0. The machine enforces this: reads to register 0 always return 0, irrespective of what has been written there. The RiSC-16 is very simple, but it is general enough to solve complex problems. There are three machine-code instruction formats and a total of 8 instructions. They are illustrated in the figure below.

```
Bit:  15  14  13  12  11  10   9   8   7   6   5   4   3   2   1   0
ADD: 000  reg A  reg B  0    reg C
      3 bits  3 bits  3 bits  7 bits
ADDI: 001  reg A  reg B  signed immediate (-64 to 63)
       3 bits  3 bits  3 bits  7 bits
LUI: 011  reg A    0    immediate (0 to 0x3FF)
     3 bits  3 bits  10 bits
SW: 100  reg A  reg B  signed immediate (-64 to 63)
    3 bits  3 bits  3 bits  7 bits
LW: 101  reg A  reg B  signed immediate (-64 to 63)
    3 bits  3 bits  3 bits  7 bits
BEQ: 110  reg A  reg B  signed immediate (-64 to 63)
     3 bits  3 bits  3 bits  7 bits
JALR: 111  reg A  reg B  0
      3 bits  3 bits  3 bits  7 bits
      Bit:  15  14  13  12  11  10   9   8   7   6   5   4   3   2   1   0
```
The following table describes the different instruction operations.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Name and Format</th>
<th>Opcode (binary)</th>
<th>Assembly Format</th>
<th>Action</th>
</tr>
</thead>
<tbody>
<tr>
<td>add</td>
<td>Add RRR-type</td>
<td>000</td>
<td>add rA, rB, rC</td>
<td>Add contents of ( \text{regB} ) with ( \text{regC} ), store result in ( \text{regA} ).</td>
</tr>
<tr>
<td>addi</td>
<td>Add Immediate RRI-type</td>
<td>001</td>
<td>addi rA, rB, imm</td>
<td>Add contents of ( \text{regB} ) with ( \text{imm} ), store result in ( \text{regA} ).</td>
</tr>
<tr>
<td>nand</td>
<td>Nand RRR-type</td>
<td>010</td>
<td>nand rA, rB, rC</td>
<td>Nand contents of ( \text{regB} ) with ( \text{regC} ), store results in ( \text{regA} ).</td>
</tr>
<tr>
<td>lui</td>
<td>Load Upper Immediate RRI-type</td>
<td>011</td>
<td>lui rA, imm</td>
<td>Place the top 10 bits of the 16-bit ( \text{imm} ) into the top 10 bits of ( \text{regA} ), setting the bottom 6 bits of ( \text{regA} ) to zero.</td>
</tr>
<tr>
<td>sw</td>
<td>Store Word RRI-type</td>
<td>101</td>
<td>sw rA, rB, imm</td>
<td>Store value from ( \text{regA} ) into memory. Memory address is formed by adding ( \text{imm} ) with contents of ( \text{regB} ).</td>
</tr>
<tr>
<td>lw</td>
<td>Load Word RRI-type</td>
<td>100</td>
<td>lw rA, rB, imm</td>
<td>Load value from memory into ( \text{regA} ). Memory address is formed by adding ( \text{imm} ) with contents of ( \text{regB} ).</td>
</tr>
<tr>
<td>beq</td>
<td>Branch If Equal RRI-type</td>
<td>110</td>
<td>beq rA, rB, imm</td>
<td>If the contents of ( \text{regA} ) and ( \text{regB} ) are the same, branch to the address ( \text{PC} + 1 + \text{imm} ), where ( \text{PC} ) is the address of the beq instruction.</td>
</tr>
<tr>
<td>jalr</td>
<td>Jump And Link Register RRI-type</td>
<td>111</td>
<td>jalr rA, rB</td>
<td>Branch to the address in ( \text{regB} ). Store ( \text{PC} + 1 ) into ( \text{regA} ), where ( \text{PC} ) is the address of the jalr instruction.</td>
</tr>
</tbody>
</table>

### 3. RiSC-16 Assembly Language and Assembler

The RiSC-16 assembler is called “a” and comes as a SPARC executable. Also included is the assembler source code should you wish to recompile for some other architecture (e.g. x86). Valid RiSC labels are any combination of letters and numbers followed by a colon. The colon at the end is not optional—a label without a colon is interpreted as an opcode. After the optional label is the opcode field. All register-value fields are given as decimal numbers, optionally preceded by the letter 'r' ... as in r0, r1, r2, etc. Immediate-value fields are given in either decimal, octal, or hexadecimal form. Octal numbers are preceded by the character ‘0’ (zero). For example, 032 is interpreted as the octal number ‘oh-three-two’ which corresponds to the decimal number 26. Hexadecimal numbers are preceded by ‘0x’ (oh-x). For example, 0x12 corresponds to the decimal number 18. For those of you who know the C programming language, you should be perfectly at home. The following table describes the instructions.

<table>
<thead>
<tr>
<th>Assembly-Code Format</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>add</td>
<td>( R[\text{regA}] \leftarrow R[\text{regB}] + R[\text{regC}] )</td>
</tr>
<tr>
<td>addi</td>
<td>( R[\text{regA}] \leftarrow R[\text{regB}] + \text{imm} )</td>
</tr>
<tr>
<td>nand</td>
<td>( R[\text{regA}] \leftarrow \neg (R[\text{regB}] &amp; R[\text{regC}]) )</td>
</tr>
<tr>
<td>lui</td>
<td>( R[\text{regA}] \leftarrow \text{imm} &amp; 0xffc0 )</td>
</tr>
<tr>
<td>sw</td>
<td>( R[\text{regA}] \rightarrow \text{Mem}[ R[\text{regB}] + \text{imm} ] )</td>
</tr>
<tr>
<td>lw</td>
<td>( R[\text{regA}] \leftarrow \text{Mem}[ R[\text{regB}] + \text{imm} ] )</td>
</tr>
<tr>
<td>beq</td>
<td>if ( R[\text{regA}] == R[\text{regB}] ) { \begin{align*} \text{PC} &amp; \leftarrow \text{PC} + 1 + \text{imm} \ \text{if label, PC} &amp; \leftarrow \text{label} \end{align*} }</td>
</tr>
<tr>
<td>jalr</td>
<td>( \text{PC} \leftarrow R[\text{regB}], R[\text{regA}] \leftarrow \text{PC} + 1 )</td>
</tr>
</tbody>
</table>
Anything after a pound sign (‘#’) is considered a *comment* and is ignored. The comment field ends at the end of the line. Comments are vital to creating understandable assembly-language programs, because the instructions themselves are rather cryptic.

In addition to RiSC-16 instructions, an assembly-language program may contain directives for the assembler. These are often called *pseudo-instructions*. The six assembler directives we will use are `nop`, `halt`, `lli`, `movi`, `.fill`, and `.space` (note the leading periods for `.fill` and `.space`, which simply signifies that these represent data values, not executable instructions).

<table>
<thead>
<tr>
<th>Assembly-Code Format</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>nop</code></td>
<td>do nothing</td>
</tr>
<tr>
<td><code>halt</code></td>
<td>stop machine &amp; print state</td>
</tr>
<tr>
<td><code>lli regA, immed</code></td>
<td>(R[\text{regA}] \leftarrow R[\text{regA}] + (\text{immed} &amp; 0x3f))</td>
</tr>
<tr>
<td><code>movi regA, immed</code></td>
<td>(R[\text{regA}] \leftarrow \text{immed})</td>
</tr>
<tr>
<td><code>.fill immed</code></td>
<td>initialized data with value \text{immed}</td>
</tr>
<tr>
<td><code>.space immed</code></td>
<td>zero-filled data array of size \text{immed}</td>
</tr>
</tbody>
</table>

The following paragraphs describe these pseudo-instructions in more detail:

- The **nop** pseudo-instruction means “do not do anything this cycle” and is replaced by the instruction `add 0,0,0` (which clearly does nothing).

- The **halt** pseudo-instruction means “stop executing instructions and print current machine state” and is replaced by `jalr 0, 0` with a non-zero immediate field. This is described in more detail in the documents *The Pipelined RiSC-16* and *An Out-of-Order RiSC-16*, in which HALT is a subset of syscall instructions for the purposes of handling interrupts and exceptions: any JALR instruction with a non-zero immediate value uses that immediate as a syscall opcode. This allows such instructions as syscall, halt, return-from-exception, etc.

- The **lli** pseudo-instruction (*load-lower-immediate*) means “OR the bottom six bits of this number into the indicated register” and is replaced by `addi X,X,imm6`, where \(X\) is the register specified, and \(\text{imm6}\) is equal to \(\text{imm} \& 0x3f\). This instruction can be used in conjunction with **lui**: the **lui** first moves the top ten bits of a given number (or address, if a label is specified) into the register, setting the bottom six bits to zero; the **lli** moves the bottom six bits in. The six-bit number is guaranteed to be interpreted as positive and thus avoids sign-extension; therefore, the resulting `addi` is essentially a concatenation of the two bitfields.

- The **movi** pseudo-instruction is just shorthand for the **lui+lli** combination. Note, however, that the **movi** instruction looks like it only represents a single instruction, whereas in fact it represents two. This can throw off your counting if you are expecting a certain distance between instructions. Thus, it is always a good idea to use labels wherever possible.

- The **.fill** directive tells the assembler to put a number into the place where the instruction would normally be stored. The **.fill** directive uses one field, which can be either a numeric value or a symbolic address. For example, “.fill 32” puts the value 32 where the instruction would normally be stored. Using **.fill** with a symbolic address will store the address of the label. In the example below, the line “.fill start” will store the value 2, because the label “start” refers to address 2.

- The **.space** directive takes one integer \(n\) as an argument and is replaced by \(n\) copies of “.fill 0” in the code; i.e., it results in the creation of \(n\) 16-bit words all initialized to zero.
In general, acceptable RiSC assembly code is one-instruction-per-line. It is okay to have a line that is blank, whether it is commented out (i.e., the line begins with a pound sign) or not (i.e., just a blank line). However, a label cannot appear on a line by itself; it must be followed by a valid instruction on the same line (a .fill directive or halt/nop/etc counts as an instruction).

4. Verilog Implementation

You have been given a skeleton Verilog file that looks like this:

```verilog
//
// RiSC-16 skeleton
//
//define ADD 3'd0
//define ADDI 3'd1
//define NAND 3'd2
//define LUI 3'd3
//define SW 3'd4
//define LW 3'd5
//define BEQ 3'd6
//define JALR 3'd7
//define EXTEND 3'd7

define INSTRUCTION_OP 15:13 // opcode
define INSTRUCTION_RA 12:10 // rA
define INSTRUCTION_RB 9:7 // rB
define INSTRUCTION_RC 2:0 // rC
define INSTRUCTION_IM 6:0 // immediate (7-bit)
define INSTRUCTION_LI 9:0 // large immediate (10-bit, 0-extended)
define INSTRUCTION_SB 6 // immediate’s sign bit

define FORW_BRANCH 1'b0
define BACK_BRANCH 1'b1

define ZERO 16'd0

define HALTINSTRUCTION { `EXTEND, 3'd0, 3'd0, 3'd7, 4'd1 }

module RiSC (clk);
    input clk;
    reg [15:0] rf[0:7];
    reg [15:0] pc;
    reg [15:0] m[0:65535];
    initial begin
        pc = 0;
        rf[0] = `ZERO;
        rf[1] = `ZERO;
        rf[2] = `ZERO;
        rf[3] = `ZERO;
        rf[4] = `ZERO;
        rf[5] = `ZERO;
        rf[6] = `ZERO;
        rf[7] = `ZERO;
        for (j=0; j<65536; j=j+1)
            m[j] = 0;
    end
    always @(negedge clk) begin
        pc <= `ZERO;
    end
endmodule
```

It contains a number of definitions that will be helpful. For instance, the top group of definitions are the various instruction opcodes. The second group are fields of the instruction, such that the following statement:

```verilog
instr[ `INSTRUCTION_OP ];
```

yields the opcode of the instruction.
The HALTINSTRUCTION definition allows you to decide when to halt; when you encounter an
instruction that matches this value, you can either $stop (which exits to the simulator debugger
level) or $finish (which exits to the UNIX shell).

The RiSC module contains the definition of the CPU core. This is the module that you will imple-
ment. So far it contains only the registers, program counter, and memory. These are all initialized
to hold the 16-bit value zero by the “initial” block. This block executes before all others at the
time of the simulator start-up. The “always” block sets register zero to the value 0 on the negative
edge of the clock. All processor activity should be driven on the positive edge of the clock, so that
this statement will undo any changes to register zero before the next clock.

Finally, the input to the RiSC module is the clock signal, which indicates that the module is not
free-standing. It must be instantiated elsewhere to run. That is the function of test modules. You
have also been given a file called “test.v” which instantiates the RiSC ... it looks like this:

```
module top ();
reg clk;
RiSC cpu(clk);
integer j;
initial begin
   #1 $readmemh("init.dat", cpu.m);
   #1000 $stop;
end
always begin
   #5 clk = 0;
   #5 clk = 1;
   $display("Register Contents: ");
   $display(" r0 - %h", cpu.rf[0]);
   $display(" r1 - %h", cpu.rf[1]);
   $display(" r2 - %h", cpu.rf[2]);
   $display(" r3 - %h", cpu.rf[3]);
   $display(" r4 - %h", cpu.rf[4]);
   $display(" r5 - %h", cpu.rf[5]);
   $display(" r6 - %h", cpu.rf[6]);
   $display(" r7 - %h", cpu.rf[7]);
end
endmodule
```

The module instantiates a copy of the RiSC module and feeds it a clock signal. It also prints out
some of the RiSC’s internal state—note the naming convention used to get at the RiSC’s internal
variables. Just as in the RiSC module, the “initial” block executes before all else, where it initial-
izes the RiSC’s memory. The $readmemh call tells the simulator to overwrite the memory system
with the contents of the file “init.dat” ... this is done at time t=1, which should occur after the
RiSC has set all its internal memory locations to the value 0. Then the initial block tells itself to
halt execution 100 cycles into the future.

5. Running Your Project

First, tap verilog to get access to the simulators. Then you can invoke your code this way:

```
verilog test.v RiSC.v
```
or
```
ncverilog test.v RiSC.v
```

The ncverilog simulator has a longer start-up time but executes much faster once it gets going.

When you submit your code to me, all I want is the RiSC.v code ... i.e. everything but the test.v
file (I will use my own). Do not change any of the variable names within the RiSC.v file, for hope-
fully obvious reasons.