1. Basic Information

Time & Place

Lecture: TuTh 2:00–3:15 pm, CSIC-3118
Discussion Section: Mon 12:00–12:50 pm, EGR-1104

Professor

Bruce L. Jacob: AVW-1325, blj@eng.umd.edu
Office hours: Open-Door Policy (for now …)

Teaching Assistant

Yu Jiang, jiangyu@glue.umd.edu

Class Home Page

http://www.ece.umd.edu/courses/enee302h/

Class Email List

enee302h-0101-fall05@coursemail.umd.edu

Class Schedule

This is a weekly schedule of my hours, including class time and scheduled office hours, but also including other things that make me unavailable. It is subject to change.

<table>
<thead>
<tr>
<th></th>
<th>Mon</th>
<th>Tue</th>
<th>Wed</th>
<th>Thu</th>
<th>Fri</th>
</tr>
</thead>
<tbody>
<tr>
<td>9-9:30</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>9:30-10</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10-10:30</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10:30-11</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>11-11:30</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>11:30-12</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>12-12:30</td>
<td>Discussion</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EGR-1104</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>12:30-1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1-1:30</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cray teleconference</td>
</tr>
<tr>
<td>1:30-2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2-2:30</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2:30-3</td>
<td></td>
<td></td>
<td></td>
<td>Lecture CSI-3118</td>
<td></td>
</tr>
<tr>
<td>3-3:30</td>
<td></td>
<td></td>
<td></td>
<td>Lecture CSI-3118</td>
<td></td>
</tr>
<tr>
<td>3:30-4</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4-4:30</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4:30-5</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Note: Students have the opportunity to fabricate designs through MOSIS in this class
2. Course Overview

This course provides the electrical & computer engineering student with the analytical and computer skills required for the analysis, computer simulation, design, and computer-aided physical layout of digital integrated circuits. The course is preparatory for study in the field of Very Large Scale Integrated (VLSI) digital circuits and engineering practice. The objectives of the course are for the student to learn how to model, analyze, simulate, and design digital integrated circuits for engineering applications. These circuits can be comprised of independent voltage and current sources, linear circuit elements (e.g., resistors and capacitors), and MOSFET and/or bipolar transistors. The circuits are characterized under constant (dc) and pulse (transient) excitations. By the end of the semester, students should have gained the following skills and/or understanding:

- Basics of (MOSFET) device operation and device physics
- How devices are used to create Boolean logic functions
- How to build digital systems (e.g., sequential state machines like CPUs)
- How to address some of the issues that arise at high switching speeds
- How to use tools to build (full-custom and synthesized) VLSI circuits and analyze them, tools including Cadence, SPICE, Verilog, Synopsys

Over the course of the semester, students will have several design projects including rudimentary full-custom structures and slightly more elaborate synthesized structures.

3. Course Prerequisite(s)

Students should know digital logic design (ENEE 244), as Boolean logic is the functionality that digital circuits support. Students should also be familiar with basic circuit analysis, as this plays a part in solving some of the difficult problems created by high-speed design techniques.

4. Course Material

The required text for the course:


In addition, if you are interested in this topic, I recommend several particularly good texts:

- Dally & Poulton: *Digital Systems Engineering* — this presents an excellent coverage of the issues involved in designing high-speed chips and interfaces.
- Johnson & Graham: *High-Speed Digital Design* — similar to Dally & Poulton, this is an excellent look at the issues in designing high-speed chips and interfaces. Its approach is more practice-oriented than theory-oriented.
- Wolf: *Modern VLSI Design* — this presents an excellent coverage of VLSI issues and manufacturing processes. Similar to the course text, its approach is more practice-oriented than theory-oriented.
- Baker, Li, & Boyce: *CMOS: Circuit Design, Layout, and Simulation* — this is the definitive text on the topic: in-depth, thorough, extremely well done. Also huge.
5. Class Projects

Four projects will be assigned during the term, each of which will require a substantial time commitment on your part. You may find the work load in this course to be heavy.

The most common reason for not doing well on projects is not starting them early enough. You will be given plenty of time to complete each project. However, if you wait until the last minute to start, you may not be able to finish. Plan to do some work on a project every day. Also plan to have it finished about 2 days ahead of the due date—many unexpected problems arise during design, especially in the debugging phase. The computing sites can become quite crowded as deadlines approach, making it difficult to get a computer. Plan for these things to happen. Your lack of starting early is not an excuse for turning in your project late, even if some unfortunate situations arise such as having your computer crash.

There are many sources of help on which you can draw. Simple questions can be submitted to the TA, professor, and fellow classmates via email (use the email list given on page 1). These will typically be answered within the day, often more quickly during working hours. Keep in mind, however, that many types of questions cannot be answered without seeing your project. If you have detailed questions, your best option is to speak to the TA or professor in person during office hours. Bring along a listing of your project, and the output from a run if available. Students are also encouraged to help one another. One of the best ways for you to make sure that you understand a concept is to explain it to someone else. Keep in mind, however, that you should not expect anyone else to do any part of your project for you. The project that you turn in must be your own. (see the following section entitled “Doing Your Own Work”)

5.1 Turning in Projects

Projects are due at 5:00 pm on the due date. We will allow a grace period and accept projects until 11:59 pm. Sometimes unexpected events make it difficult to get a project in on time. For this reason, each person will have a total of 3 free late days to be used for projects throughout the semester. These late days should only be used to deal with unexpected problems such as computer crashes, illness, or submission problems. They should not be used simply to start later on a project or because you are having difficulty completing the project. Projects received after the due date (assuming that you have no late days left) will receive a zero, even if it is just one second late. I advise you to save at least one or two late days for the last project. Weekend days are counted in exactly the same way as weekdays (e.g. if the project deadline is Friday and you turn it in Sunday, that’s two days late).

5.2 Extensions

Extension requests (other than the use of free late days) will be considered only if you ask the professor before the original due date. Extensions will only be granted for medical or personal emergencies. Be prepared to substantiate any extension request you make with written proof, for example a written note from your doctor. Extensions are not granted for reasons such as: the printer went down, you erased all your files, you lost your program printout, the terminal room was crowded and you couldn’t get a terminal, you had other course work or job commitments which interfered, etc. You can avoid all these problems by starting the projects early and keeping backup files. If you are having trouble understanding the material or designing a program, please come to office hours for help right away.

Note: Students have the opportunity to fabricate designs through MOSIS in this class
5.3 Project Grading

The projects will be graded primarily for correctness (doing all the required tasks, simulating at the correct hardware level, and giving correct results). All grading questions should first be discussed with your TA. If you cannot resolve a problem with the TA, bring the project to the instructor.

6. Homeworks

Homeworks prepare you for the exams. They will be assigned and collected in the discussion sections. They will be graded on a check/check-minus/check-plus basis. There will be no late days for homeworks, and homeworks will not be accepted after the beginning of the discussion section.

7. Doing Your Own Work

There are two types of assignments in this class; not surprisingly, we have several different attitudes toward collaboration. In general, all work in this course is to be done on your own. However, at the same time, we want students to help each other learn the course material. As in most courses, there is a boundary separating these two situations. You may give or receive help on any of the topics covered in lecture or discussion and on the specifics of tool operation. You are allowed to consult with other students in the current class during the conceptualization of a project. You are not allowed to use the work or specific ideas of other students.

If you have any questions as to what constitutes unacceptable collaboration, please talk to the instructor right away. You are expected to exercise reasonable precautions in protecting your own work; for instance, do not leave a copy of your assignment in a publicly accessible directory, and take care when discarding hardcopy.

7.1 Collaboration on Projects

All work on projects is to be your own. Violation will result in a zero on the project or exam in question and initiation of the formal procedures of the Student Honor Council. We will be using an automated program to correlate projects.

You may discuss tactics and techniques for solving programming problems, but you are not to stray too far into the details of the solution, else the automated checker might find similarities between different projects. In general, all written work, whether in scrap or final form, must be generated by you working alone. You are not allowed to work out the programming details of the problems with anyone or to collaborate to the extent that your programs are identifiably similar.

7.2 Collaboration on Homeworks

In contrast, we highly encourage cooperation on homework assignments, as this is a very effective way for you to learn the material, provided that you think through all the problems. However, if you simply copy someone else’s homework, you’ll do poorly on the exams, which count five times as much as the homeworks—probably not a good trade-off.

8. Exams

You are expected to take both the midterm and final exams at the scheduled times. Unless a (documented) medical or personal emergency is involved in your missing an exam, you will
receive a zero for that missed exam. If you anticipate conflicts with the exam time, you must come talk to the instructor about it at least 1 month before the exam date. The exam dates are given at the beginning of the term so that you can avoid scheduling job interviews or other commitments on exam days. Outside commitments are not considered a valid reason for missing an exam. **Exams will be closed book, closed notes.**

9. **Grading Policy**

Final grades will be based on the total of points earned on the projects, homeworks, and exams. The tentative point breakdown is as follows:

- Projects: 40%
- Homeworks: 10%
- Midterm Exam: 20%
- Final Exam: 30%

Incompletes will generally **not** be given. According to university policy, doing poorly in a course is not a valid reason for an incomplete. If you are having problems in the course, your best bet is to come talk to the instructor as soon as you are aware of it.

10. **Tentative Lecture Schedule**

<table>
<thead>
<tr>
<th>Week of</th>
<th>Subject</th>
<th>Readings</th>
<th>Projects</th>
</tr>
</thead>
<tbody>
<tr>
<td>Aug. 30</td>
<td>Course overview</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>Sep. 6</td>
<td>P/N junctions, MOS transistors, CMOS inverter</td>
<td>3.1–3.3.2, 5.1–5.3</td>
<td>P1 out</td>
</tr>
<tr>
<td>Sep. 13</td>
<td>Static CMOS design</td>
<td>6–6.2.1</td>
<td></td>
</tr>
<tr>
<td>Sep. 20</td>
<td>Interconnects</td>
<td>4</td>
<td>P1 due, P2 out</td>
</tr>
<tr>
<td>Sep. 27</td>
<td>Cadence tools, Manufacturing processes</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Oct. 4</td>
<td>Transistor sizing</td>
<td>5.4–5.7</td>
<td>P2 due, P3 out</td>
</tr>
<tr>
<td>Oct. 11</td>
<td>Review &amp; Midterm (Oct. 13, in class)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Oct. 18</td>
<td>Sequential circuits: Latches, registers, pipelines</td>
<td>7</td>
<td></td>
</tr>
<tr>
<td>Oct. 25</td>
<td>Sequential circuits: Latches, registers, pipelines</td>
<td>7</td>
<td></td>
</tr>
<tr>
<td>Nov. 1</td>
<td>Capacitive, resistive, and inductive parasitics</td>
<td>9</td>
<td>P3 due, P4 out</td>
</tr>
<tr>
<td>Nov. 8</td>
<td>System timing: Synchronous, asynchronous, etc.</td>
<td>10</td>
<td></td>
</tr>
<tr>
<td>Nov. 15</td>
<td>System timing: Synchronous, asynchronous, etc.</td>
<td>10</td>
<td></td>
</tr>
<tr>
<td>Nov. 22</td>
<td>Memories: SRAM circuits</td>
<td>12</td>
<td>P4 due, P5 out</td>
</tr>
<tr>
<td>Nov. 29</td>
<td>Memories: DRAM systems</td>
<td><em>not really in book</em></td>
<td></td>
</tr>
<tr>
<td>Dec. 6</td>
<td>Memories: DRAM circuits</td>
<td><em>not really in book</em></td>
<td></td>
</tr>
<tr>
<td>Exams</td>
<td>Review (Dec. 13), Exam (Mon Dec. 19, 10:30am)</td>
<td></td>
<td>P5 due Dec. 13</td>
</tr>
</tbody>
</table>

11. **Special Needs**

If you have a documented disability that requires special needs, please see me as soon as possible, and certainly no later than the third week of classes.

*Note: Students have the opportunity to fabricate designs through MOSIS in this class*
12. ABET Condensed Syllabus

Course Description
Large signal terminal characteristics of PN junction diodes, Bipolar and MOSFET transistors. Digital electronics at transistor level: inverter; nand; nor; and; or gates. CMOS and TTL logic. Combinatorial and sequential digital circuits, memory design, high-speed design issues. Circuit simulation with SPICE full-custom and synthesized circuit design with Cadence and Synopsys.

Prerequisites(s)
ENEE 204, 206, 244 and completion of all lower-division technical courses in the EE curriculum.

Course Objectives
1. Understand basics of (MOSFET) device operation and device physics
2. Understand how devices are used to create Boolean logic functions
3. Understand how to build digital systems (e.g., sequential state machines like CPUs)
4. Understand the issues that arise at high switching speeds and how to address them
5. Understand how to use tools to build (full-custom and synthesized) VLSI circuits and analyze them, tools including Cadence, SPICE, Verilog, Synopsys

Topics Covered
1. MOS transistors, CMOS inverters, general CMOS logic
2. Silicon/CMOS manufacturing processes
3. Interconnect issues: on-chip and off-chip
4. Transistor sizing
5. Dynamic CMOS logic
6. Static and dynamic sequential circuits
7. Timing issues, e.g. low-skew clock-tree distribution
8. Design of memories: SRAM, DRAM, CAM cores
9. Design of DRAM systems
10. CAD tools for VLSI design and circuit analysis

Class/Lab Schedule
Three hours of lecture, 1 hour of recitation

Persons Who Prepared This Condensed Syllabus and Date of Preparation
Dr. Jacob, September 2005