

# *Electronics*

*Second Edition*

*Allan R. Hambley*  
*Michigan Technological University*

*PRENTICE HALL, Upper Saddle River, New Jersey 07458*

## Clamp Circuits

Another diode wave-shaping circuit is the **clamp circuit**, which is used to add a dc component to an ac input waveform so that the positive (or negative) peaks are forced to take a specified value. In other words, the peaks of the waveform are “clamped” to a specified voltage value. An example of a clamp circuit is shown in Figure 3.19. In this circuit, the positive peaks are clamped to  $-5\text{ V}$ .

The capacitor is a large value, so it discharges only very slowly, and we can consider the voltage across the capacitor to be constant. Because the capacitor is large, it has a very small impedance for the ac input signal. Thus, the output voltage of the circuit is given by

$$v_o(t) = v_{in}(t) - V_C \quad (3.7)$$

If a positive swing of the input signal attempts to force the output voltage to become greater than  $-5\text{ V}$ , the diode conducts, increasing the value of  $V_C$ . Hence, the capacitor is charged to a value that adjusts the maximum value of the output voltage to  $-5\text{ V}$ . A large resistance  $R$  is provided to allow the capacitor to discharge slowly. This is necessary so that the circuit can adjust if the input waveform changes to a smaller peak amplitude.

Of course, we can change the voltage to which the circuit clamps by changing the battery voltage. Reversing the direction of the diode causes the negative peak to be clamped instead of the positive peak. If the desired clamp voltage requires the diode to be reverse biased, it is necessary to return the discharge resistor to a suitable dc supply voltage to ensure that the diode conducts and performs the clamping operation. Furthermore, it is often more convenient to use Zener diodes rather than batteries. A circuit including these features is shown in Figure 3.20a.





Figure 3.19 Example clamp circuit.


**Figure 3.20** See Exercise 3.9.

**EXERCISE**

**3.9** Consider the circuit of Figure 3.20a. Assume that the capacitor is large enough so the voltage across it does not discharge through  $R$  appreciably during one cycle of the input.


- What is the steady-state output voltage if  $v_{in}(t) = 0$ ?
- Sketch the steady-state output to scale against time if  $v_{in}(t) = 2 \sin(\omega t)$ .
- Suppose that the resistor is returned to ground instead of  $-15\text{ V}$ . In this case, sketch the steady-state output against time if  $v_{in}(t) = 2 \sin(\omega t)$ .

**Answer** (a) For  $v_{in}(t) = 0$ , we have  $v_o = -5\text{ V}$ . (b) See Figure 3.20b. (c) See Figure 3.20c.

**EXERCISE**

**3.10** Design a circuit that clamps the negative peaks of an ac signal to  $+6\text{ V}$ . You can use batteries, resistors, and capacitors of any value desired, in addition to Zener or conventional diodes (for both). Allow  $0.6\text{ V}$  for the forward drop.

**Answer** A solution is shown in Figure 3.21.



**Figure 3.21**  
Answer for Exercise 3.10.