CMOS Transistor Array
For Linear Circuit Applications

Features:
- High input resistance: 100 GΩ (typ.)
- Low gate-terminal current: 10 pA (typ.)
- Matched p-channel pair:
  Gate-source differential (ID = 100 μA) ≤20 mV (max.)
- No "Popcorn" (burst) noise
- Stable transfer characteristics over an operating temperature range of -55°C to +125°C when operated in complementary circuit configuration at supply voltages in the 5 to 15 volt range (see Fig. 14)

RCA CA3600E is an array of Complementary Symmetry MOS Field-Effect Transistors* on a monolithic silicon substrate. It is comprised of three n-channel and three p-channel enhancement-type MOS transistors arrayed as shown in Fig. 1, and specified and tested for linear circuit operation. These transistors are uniquely suitable for service in complementary-symmetry circuits at supply voltages in the range of 3 to 15 volts and are useful at frequencies up to 5 MHz (untuned). Each transistor in the CA3600E can conduct currents up to 10 mA. This device is supplied in the 14-lead dual-in-line plastic package.

Formerly RCA Dev. No. TA6086.


Fig. 1 - Schematic diagram for CA3600E CMOS transistor array. (See Fig. 34 for internal gate- and channels-protection circuits)

Terminal Identification for Fig. 1:

File Number 619
709
CA3600

MAXIMUM RATINGS, Absolute-Maximum Values at $T_A = 25°C$

**DISSIPATION:**
- Any one transistor at $T_A$ up to 55°C: 150 mW
- Total package at $T_A$ up to 55°C: 750 mW
- Above $T_A = 55°C$: derate linearly 6.67 mW/°C

**AMBIENT TEMPERATURE RANGE:**
- Operating: -65 to +125°C
- Storage: -65 to +150°C

**LEAD TEMPERATURE (During Soldering):**
- At distance not less than 1/16" ± 1/32" [1.59 ± 0.79 mm] from case for 10 s max.: 265°C

The Following Ratings Apply for Each Transistor in the Device:

- **DRAIN-TO-SOURCE VOLTAGE, $V_{DS}$:**
  - n-channel: +15 V
  - p-channel: -15 V

- **DRAIN-TO-GATE VOLTAGE, $V_{DG}$:**
  - n-channel: +15 V
  - p-channel: -15 V

- **SOURCE-TO-SUBSTRATE VOLTAGE, $V_{SB}$:**
  - n-channel: +15 V
  - p-channel: -15 V

- **GATE-TO-SOURCE VOLTAGE, $V_{GS}$:**
  - p-channel transistors ($q_1$, $q_2$, $q_3$): 0 V(min.), $-V_D$(max.)
  - n-channel transistors ($n_1$, $n_2$, $n_3$): 0 V(min.), $+V_D$(max.)
  - CMOS translator-pairs ($p_1$-$n_1$, $p_2$-$n_2$, $p_3$-$n_3$): 0 V(min.), $+V_{DD}$(max.)

- **DRAIN CURRENT, |$I_D$|:** 10 mA
- **GATE CURRENT, |$I_G$|:** 100 μA

The Following Rating Applies for Each CMOS Transistor-Pair in the Device:

- **DC SUPPLY VOLTAGE ($V_{DD} - V_{SS}$):** +15 V

Rules for Maintaining Electrical Isolation Between Transistors and Monolithic Substrate

Terminal No. 14 must be maintained at the most positive potential (or equally positive potential) with respect to any other terminal in the CA3600E.

Terminal No. 7 must be maintained at the most negative potential (or equally negative potential) with respect to any other terminal in the CA3600E.

Violation of these rules will result in improper transistor operation, circuit "latching," and/or possible permanent damage to the CA3600E.

Note: Users should observe the "Considerations in Handling CA3600E Devices," discussed on page 13.
## Electrical Characteristics, at $T_A = 25^\circ$C

<table>
<thead>
<tr>
<th>Characteristic</th>
<th>Symbol</th>
<th>Test Conditions</th>
<th>Typical Curve or Circuit Fig. No.</th>
<th>Limits</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>For Each p-Channel MOS Transistor</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Drain Current</td>
<td>$I_D$</td>
<td>$V_{DS} \geq 10,\text{V}, V_{GS} = 3.6 ,\text{V}$</td>
<td>2.3, 4</td>
<td>Min. -0.5, Typ. -1.1, Max. -2.0</td>
<td>mA</td>
</tr>
<tr>
<td>Gate-Source Threshold Voltage</td>
<td>$V_{GS(th)}$</td>
<td>$I_G = -10 ,\mu\text{A}$</td>
<td>-</td>
<td>-1.75</td>
<td>V</td>
</tr>
<tr>
<td>Gate-to-Source Voltage Differential ($V_{GS1}-V_{GS2}$)</td>
<td>$I_G = 100 ,\mu\text{A}, V_{DS} = -10 ,\text{V}$</td>
<td>5</td>
<td>500</td>
<td>-</td>
<td>mV</td>
</tr>
<tr>
<td>Forward Transconductance</td>
<td>$R_F$</td>
<td>$I_G = -1 ,\text{mA}, f = 1 ,\text{kHz}$</td>
<td>8</td>
<td>860</td>
<td>$\mu\text{mho}$</td>
</tr>
<tr>
<td>Low-Frequency Noise Voltage</td>
<td>$V_N$</td>
<td>$I_G = -1 ,\text{mA}, f = 1 ,\text{kHz}$, $R_L = 50 ,\Omega$</td>
<td>7</td>
<td>0.3</td>
<td>$\mu\text{V} , \text{Hz}$</td>
</tr>
<tr>
<td>Low-Frequency Noise Current</td>
<td>$N$</td>
<td>$I_G = -1 ,\text{mA}, f = 1 ,\text{kHz}$, $R_L = 50 ,\Omega$</td>
<td>7</td>
<td>0.2</td>
<td>$\mu\text{A} , \text{Hz}$</td>
</tr>
<tr>
<td>Current Mirror Transfer Ratio ($I_{MTR}$)</td>
<td>$I_{MTR}$</td>
<td>$I_G = -100 ,\mu\text{A}, V_{DS} = -10 ,\text{V}$</td>
<td>30</td>
<td>0.7</td>
<td>1.3</td>
</tr>
<tr>
<td>Gate Terminal Current</td>
<td>$I_{GT}$</td>
<td>$V_{DS} = -10 ,\text{V}, V_{GS} = 3.6 ,\text{V}$</td>
<td>-</td>
<td>10,015</td>
<td>0.2</td>
</tr>
<tr>
<td>Input Capacitance</td>
<td>$C_{1}$</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>PF</td>
</tr>
<tr>
<td>Output Capacitance</td>
<td>$C_0$</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>PF</td>
</tr>
<tr>
<td>Input-to-Output Capacitance</td>
<td>$C_{1:0}$</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>PF</td>
</tr>
</tbody>
</table>

| **For Each n-Channel MOS Transistor**              |        |                                                      |                                   |                             |       |
| Drain Current                                      | $I_D$  | $V_{DS} \leq 10\,\text{V}, V_{GS} = 3.6 \,\text{V}$ | 2.3, 4                           | Min. 0.4, Typ. 0.9, Max. 1.6 | mA    |
| Gate-Source Threshold Voltage                      | $V_{GS(th)}$ | $I_G = 10 \,\mu\text{A}$                           | -                                 | -1.5                         | V     |
| Gate-to-Source Voltage Differential ($V_{GS1}-V_{GS2}$) | $I_G = 100 \,\mu\text{A}, V_{DS} = -10 \,\text{V}$ | 5                                 | 300                              | -                            | mV    |
| Forward Transconductance                            | $R_F$  | $I_G = 1 \,\text{mA}, f = 1 \,\text{kHz}$         | 5                                | 860                          | $\mu\text{mho}$             |
| Low-Frequency Noise Voltage                        | $V_N$  | $I_G = -1 \,\text{mA}, f = 1 \,\text{kHz}$, $R_L = 50 \,\Omega$ | 7                                | 0.3                           | $\mu\text{V} \, \text{Hz}$  |
| Low-Frequency Noise Current                         | $N$    | $I_G = -1 \,\text{mA}, f = 1 \,\text{kHz}$, $R_L = 50 \,\Omega$ | 7                                | 0.2                           | $\mu\text{A} \, \text{Hz}$  |
| Current Mirror Transfer Ratio ($I_{MTR}$)           | $I_{MTR}$ | $I_G = 100 \,\mu\text{A}, V_{DS} = +10 \,\text{V}$ | 25                               | 0.7                           | 1.3   | 2.0  | 1    |
| Gate Terminal Current                               | $I_{GT}$ | $V_{DS} \leq 10 \,\text{V}, V_{GS} = 3.7 \,\text{V}$ | -                                 | 50,015                        | 0.2   | 0.2  | 0    |
| Input Capacitance                                   | $C_{1}$ | -                                                   | -                                 | -                             | PF    |
| Output Capacitance                                  | $C_0$  | -                                                   | -                                 | -                             | PF    |
| Input-to-Output Capacitance                         | $C_{1:0}$  | -                                                   | -                                 | -                             | PF    |

| **For Each CMOS Transistor Pair**                  |        |                                                      |                                   |                             |       |
| Drain Current                                      | $I_{DDO}$ | $V_{DD} = 10 \,\text{V}$                           | 9, 10                            | 1.0                          | 2.2   | 4.0  | mA    |
| Drain-to-Source Cutoff Current                      | $I_{DD0(th)}$ | $V_{DD} = 10 \,\text{V}, V_{GS} = -0 \,\text{V}$ | 8                                | 0.5, 100                      | nA    |
| DC Output Voltage                                   | $V_O$  | $V_{DD} = +10 \,\text{V}$                            | 10                               | 4.2                          | 5.0   | 1.8  | V     |
| Forward Transconductance                            | $R_F$  | $V_{DD} = +10 \,\text{V}, f = 1 \,\text{kHz}$      | 6                                | 2300                         | $\mu\text{mho}$             |
| Slow Rate (Open-Loop)                               | $S_R$  | $V_{DD} = +10 \,\text{V}$                            | 10                               | 96                           | $\text{V} \, \text{Hz}$     |
| Amplifier Voltage Gain                              | $A_{OL}$ | $V_{DD} = +10 \,\text{V}, f = 1 \,\text{kHz}$      | 10, 11                           | 32                           | $\text{dB}$                  |
| Gate Terminal Current                               | $I_{GT}$ | $V_{DD} = +10 \,\text{V}$                            | 10                               | 0.005                         | 0.2   | 0.2  | nA    |
| Broadband Output Noise Voltage                      | $E_{ON}$ | $V_{DD} = +10 \,\text{V}, R_L = 22 \,\Omega, R_F = 10 \,\text{k\Omega}$ | 10, 11                           | 0.5                           | pF    |
| Input Capacitance                                   | $C_{1}$ | -                                                   | -                                 | -                             | PF    |
| Output Capacitance                                  | $C_0$  | -                                                   | -                                 | -                             | PF    |
| Input-to-Output Capacitance                         | $C_{1:0}$  | -                                                   | -                                 | -                             | PF    |
**TYPICAL CHARACTERISTICS CURVES**

**Fig. 2** - Drain current vs. gate-to-source voltage.

**Fig. 3** - Drain current vs. drain-to-source voltage.

**Fig. 4** - Drain current vs. ambient temperature.

**Fig. 5** - Gate-to-source voltage differential vs. drain current.

**Fig. 6** - Forward transconductance vs. drain current.

**Fig. 7** - Noise voltage and noise current vs. operating frequency.
APPLICATIONS

The Basic CMOS Linear Amplifier

P-n-p and n-p-n bipolar transistors have been used for many years in the design of so-called "true-complementary" linear amplifier circuits. Since mutually compatible p-channel and n-channel MOS FET devices were not generally available, "true-complementary" amplifier circuits using MOS transistors were seldom used. Now, CMOS transistor technology has made it possible to supply compatible p-channel/n-channel transistors in monolithic IC form such as the CA3000E CMOS transistor array shown in Fig. 1.

![CMOS Transistor Diagram](image)

Fig. 10 – CMOS transistor pair biased for linear mode operation.

A "True-Complementary" Linear Amplifier Using CMOS Transistors

Fig. 10 shows the schematic diagram of a single-stage "true-complementary" linear amplifier using one pair of the complementary MOS transistors in the CA3000E, connected in a common-source circuit. Resistor \( R_0 \) is used to bias the complementary pair for Class A operation, as described subsequently, and \( R_1 \) represents the source resistance of the signal source. This generic amplifier is suitable for operation with a single or split voltage supply in the range of 3 to 15 volts. Fig. 11 shows voltage gain as a function of operating frequency at various supply voltages for the single-stage amplifier. This amplifier is capable of producing very high output-swing voltages \( V_{\text{out}} \); for example, its output voltage can be swung to within several millivolts of either supply voltage "rail". Fig. 9 shows typical supply voltage \( V_{\text{DD}} \) vs. supply current \( I_{\text{DD}} \) characteristics for the single-stage amplifier. The curves in Fig. 12 show the normalized amplifier supply current as a function of ambient temperature at various supply voltages. When the amplifier is operating at \( V_{\text{DD}} = 3 \) V, the supply current changes rapidly as a function of temperature because the MOS transistors are operating in the proximity of their individual gate-source threshold voltages.
linear operation, i.e., Class A amplifier service. When the signal input-voltage level \( V_{pr} \) becomes very large, the output signal \( V_{out} \) waveforms become distorted because the transistors are driven into the non-linear portions of their voltage-transfer characteristics. If the positive-going input signal is sufficiently large, for example, the p-channel transistor can be driven to cutoff and the amplifier supply current \( I_{pd} \) is reduced to essentially zero.

Fig. 14 shows typical voltage-transfer characteristics of each CMOS pair in the CA3600E at several values of \( V_{DD} \). The slope of these transfer characteristics is comparatively constant despite temperature changes from \(-55\) to \(+125^\circ C\).

The biasing arrangement used in the circuit of Fig. 10 provides an easy method of establishing feedback for ac signals in accordance with the \( R_2/R_1 \) ratio. When the feedback of ac signals is not desirable, the circuit of Fig. 15 may be used. The acc bypass capacitor \( C_1 \) minimizes ac signal feedback.

Fig. 15—Alternate method of biasing CMOS transistor-pair for linear-mode operation.
Cascading Amplifier Stages of CMOS Transistor Pairs

Ultra-high-gain amplifiers can be designed by cascading stages of CMOS transistor pairs as shown in Fig. 16. The biasing system used is similar to that described above in connection with Fig. 10. The supply current for the three-stage amplifier shown in Fig. 16 is typically three times the values shown in Fig. 9. Gain and frequency-response characteristics of the amplifier are shown in Fig. 17.

Gain in a single CMOS transistor-pair is an added increment to the 100-dB gain in the CA3080, yielding a total forward gain of about 190 dB. The open-loop slew rate of the circuit in Fig. 19 is approximately 65 V/μs. When compensated for the unity-gain voltage-follower mode shown in Fig. 19, the slew rate is about 1 V/μs. For greater current output, the two remaining transistor pairs of the CA3600E may be connected in parallel with the single stage shown in Figs. 18 and 19. The use of the two-stage CMOS post-amplifier shown in Fig. 20 increases the total open-loop gain of the system to about 180 dB (100,000,000X). Open-loop slew rate remains at about 65 V/μs. A slew rate of about 1 V/μs is maintained with this circuit connected in the unity-gain voltage-follower mode, as shown in Fig. 21. These circuits operate in concert with stability.

Fig. 16—High-gain amplifier uses cascaded CMOS transistor-pair in CA3600E.

Fig. 17—Typical voltage gain vs. operating frequency characteristics for three-stage CMOS transistor-pair amplifier in Fig. 16.

Post-Amplifiers For Op-Amps

CMOS transistor-pairs can be advantageously applied as post-amplifiers for op-amps. Because the input impedance of the CMOS pair is comparatively high, the op-amp operates under essentially unloaded conditions. Each CMOS pair can sink and source output current up to about 10 mA. Additionally, the op-amp output can be directly coupled to bias the CMOS pair. A detailed description of the subject has been published previously.²

The schematic diagram in Fig. 18 shows a CMOS transistor-pair serving as a post-amplifier to an RCA-CA3080 Operational Transconductance Amplifier.⁴ The approximate 30-dB
Multivibrators, Threshold Detectors, and Comparators

Descriptions of several circuits using CMOS transistor-pairs in both monostable and astable multivibrators have been published. The characteristics of CMOS pairs are also ideal for matching with micropower op-amps in circuits such as the precision multistable circuits shown in Fig. 22. In these circuits precise timing and thresholds are assured by the stable characteristics of the input differential amplifier in the CA3080 Operational Transconductance Amplifier. Moreover, speed vs. power consumption tradeoffs can be made by adjustment of the Amplifier-Bias-Current (IABC) supplied to terminal 5 of the CA3080. The quiescent power consumption of the circuits shown in Fig. 22 is typically 6 mW, but can be made to operate in the micropower region by suitable modifications.

The schematic diagram of a programmable micropower comparator, shown in Fig. 23 employs the combination of an op-amp (CA3600A) and CMOS/MOS transistor-pairs in the CA3080E. Quiescent power consumption of the circuit is about 10 µW (typ.). When the comparator is strobed "ON", transistor P1 is driven into conduction and the OTA becomes active. Under these conditions, the circuit consumes 420 µW and responds to a differential-input signal in about 8 µs. By suitably biasing the CA3080A, the circuit response time can be decreased to about 150 ns but the power consumption is increased to 21 mW. The differential amplifier input common-mode range for this circuit is V~1 V to +10.5 V. Voltage gain of this micropower comparator is typically 130 dB.
Operational Amplifiers

CMOS transistor-pairs can be used in conjunction with a bipolar transistor-array IC to build an op-amp as shown in Fig. 24. It is particularly suited for single-supply operation (e.g., mobile and aircraft service). The op-amp is unique in that it is responsive to small-signal ground-referenced inputs and the output stage can easily be driven within 1 mV of ground potential. Its open-loop gain characteristics are shown in Fig. 25; the open-loop slew rate is approximately 30 V/μs.

This circuit is ideal for use as a unity-gain voltage-follower and has been described for operation in connection with a 9-Bit Single-Supply Digital-to-Analog Converter (DAC) using CMOS transistors in the resistor-network switches.

The op-amp in Fig. 24 has three stages; its first stage is a differential input circuit using two p-channel transistors (P₅, P₆) in a CA3600E. The second stage is an n-p-n...
transistor (Q3) and the output stage is a CMOS transistor-pair (P9, N9) operating in the manner described above. A constant current of about 400 μA is established in the differential input stage by the zener network in the upper-left portion of Fig. 24. The zener network energizes a current mirror comprised of two p-channel transistors (P1, P2) to establish constant-current flow in the differential amplifier stage (P4, P5). The drain load for the differential amplifier consists of resistors R1, R4 and a current mirror (Q3, Q4) to optimize conditions for balanced operation of the differential amplifier. The operating theory of current-mirror circuits has been described in reference 2. Amplifier voltage-offset is nulled with the 10-kilohm balance potentiometer. The second-stage current is established by R6 and is selected to approximate the first-stage current level (400 μA) to assure similar positive and negative slew rates. The amplifier is shown driving a 2-kilohm load, a typical value used with monolithic op-amps. Voltage gain varies inversely with the choice of load resistance.

The amplifier can be compensated with a single capacitor (C1), connected as shown by the dotted lines. However, optimum compensation for the unity-gain non-inverting mode is provided by two capacitors: Miller Effect feedback through a 30-pF capacitor C1 (connected as shown), and a 200-pF capacitor connected between terminals 7 and 13 of the CA3046 transistor array to shunt one-half the driving current. Fig. 25 shows the open-loop gain characteristics with compensation for unity-gain operation. When the amplifier is operated as a voltage-follower, it is recommended that a 1-kilohm resistor, shunted with a 150-pF capacitor, be connected between the amplifier output terminal and terminal 6 of R6 to avoid a potential latch situation involving the integral gate-protection network. The circuit can also be latched if either input terminal is driven more than about 0.7 volt below ground potential. This latch situation can be avoided by connecting a 1N914 diode from each input terminal to ground with the diode anode grounded.

**Analog Timer**

The CA3600E is useful in the design of analog timer circuits. A typical circuit is shown in Fig. 26. For purposes of explanation, let it be assumed that capacitor C1 initially is in a completely discharged condition; terminal 10, therefore, is initially at ground potential and transistor N3 is non-conducting. The circuitry at the left of terminal 10 provides a source of constant-current flow through P1 to charge capacitor C1 increasingly positive with respect to ground. After the passage of time (T), capacitor C1 is charged sufficiently in the positive direction so that transistor N3 is driven into conduction by its gate and the lamp is lighted to signify the end of the time-delay period. The circuit is reset by momentarily closing switch S1 to discharge capacitor C1 through R4. Resistor-divider network P1, R2 establishes the supply voltage to a constant-current network comprised of resistor R3 and the series-connected COS/MOS pair N2, P2, biased for linear operation by resistor R6, as previously described. This combination is connected to the gate terminal (No. 6) of transistor P1 to form a current mirror, i.e., the current flowing through P1 to charge C1 will be essentially equal to the constant-current flow established through R3, N3, and P2. A description of current-mirror operation with MOS transistors is given subsequently.

![Diagram](image)

**Oscillator Circuits**

Oscillator circuits using CMOS transistor-pairs have been widely used for several years in clock and watch circuits because of their low power consumption and good frequency stability. Details of their operating theory and characteristics have been published.3, 4

The design of CMOS oscillator circuits, like the design of any oscillator circuit, involves the provision of an amplifying section to operate compatibly with an appropriate feedback network. A single-stage amplifier using a CMOS transistor-pair has already been described. A suitable feedback network to insure stable oscillator performance is easily added, as illustrated in connection with the crystal oscillator circuit shown in Fig. 27. The familiar pi-network has been connected between the input and output terminals, points "D" and "G", to provide the required 180° phase shift for stable oscillator performance. The frequency-determining crystal is an integral part of the pi-network feedback circuit. The resistors R1 and R2 decrease the total power consumption of the oscillator at a particular supply voltage and enhance the frequency stability. Variable frequency oscillators can be built by replacing the crystal with an appropriate inductance and tuning the pi-network by conventional means.

**Current Mirrors Using MOS Transistors**

Monolithic linear ICs using bipolar transistors frequently employ so-called "current-mirror" circuits. The theory and practical applications of current mirrors using bipolar transistors have been described in the literature.3 As shown in
Fig. 27—Typical crystal-oscillator circuit using CMOS transistor pair (IC CA3600E).

Fig. 28—Current mirror using p-n-p bipolar transistors.

constant-current flow, \( I_1 \), and thus to establish the flow of constant current \( I_2 \) through \( Q_1 \). Arrangements of this generic current-mirror type are frequently used when \( Q_1 \) acts as the common-emitter impedance in a differential-amplifier circuit.

MOS transistors are also applicable as current mirrors, as shown in Fig. 29. The diode-connected MOS transistor \( N_2 \) functions as a transistor with 100% per cent feedback. Therefore, the gate-to-source voltage \( V_{GS} \) in \( N_2 \) retains control of the drain current as in normal transistor action, i.e., \( I_D = g_m V_{GS} \), where \( g_m \) is the forward transconductance of the device. If a current \( I_1 \) is forced into the diode-connected transistor \( N_2 \), the gate-to-source voltage will rise until equilibrium is reached. Thus, a gate-to-source voltage is established in \( N_2 \) such that \( N_2 \) "sinks" the applied current \( I_1 \).

If the gate and source terminals of another transistor \( N_1 \) are connected in shunt with the gate and source terminals of \( N_2 \), as shown in Fig. 29, \( N_1 \) is also able to "sink" a mirror current approximately equal to that flowing in the drain lead of the diode-connected transistor \( N_2 \). It is assumed that both MOS transistors have identical characteristics, a prerequisite that is essentially established by the monolithic IC fabrication technology used in manufacturing the CA3600E CMOS transistor array.

Fig. 29—Current mirror using n-channel MOS transistors.

Current mirrors can also be designed with p-channel MOS transistors as illustrated by the arrangement in Fig. 30 using transistors in the CA3600E. The characteristics of a current mirror using the p-channel transistors in the CA3600E are superior to those which can be achieved with a current mirror using the n-channel transistors because the characteristics of the p-channel transistors are more nearly matched. The data

![Current mirror using p-channel MOS transistors](image)

Fig. 30—Current mirror using p-channel MOS transistors in CA3600E.

![Characteristics of current mirror circuit](image)

Fig. 31—Characteristics of current mirror circuit of Fig. 30 using p-channel transistors.
CA3600

A variant of this complementary current mirror is used in the analog timer circuit shown in Fig. 26. Transistors P₂ and N₂ are series-connected together with a 60 megohm resistor to establish their drain currents at 5 nA. The potential developed across terminals 1 and 2 also appears as the gate-source voltage for transistor P₁, thereby establishing a mirror-current source of 5 nA at terminal 13 to charge capacitor C₁ linearly. In this circuit, the "mirrored" current sink available at terminal B (transistor N₁) is unused. This type of current-mirror configuration is exceptionally stable with temperature variations.

The op-amp circuit in Fig. 24 contains an illustrative example of a current-mirror circuit using two p-channel transistors in the CA3600E. Transistor P₂ serves as a constant-current source (e.g., 400 μA) for the differential amplifier, consisting of transistors P₂ and P₃ and their drain-load network. Transistor P₂ is in a "mirrored" connection with transistor P₁. A stabilized source of supply potential is developed across the zener diode (terminals 11 and 12 of the CA3083) and drives about 400 μA of current through R₉ and P₁.

Complementary Current Mirrors Using CMOS Transistor-Pairs

CMOS transistor-pairs can be applied advantageously in the design of Complementary Current-Mirrors, as shown in Fig. 33. Transistors P₁ and N₁ are series-connected and biased for linear operation as previously described, so that there is a current flow ID₁ through P₁ and N₁. The potential developed between terminals 13 and 14 is applied as gate-source (2,3) voltage for P₂, forcing "mirror" operation of P₂ to produce a current source ID₂ equal to ID₁. Likewise, the potential developed between terminals 7 and 8 is applied as gate-source (3,4) voltage for N₂ forcing "mirror" operation of N₂ to produce a current sink ID₂ equal to ID₁.

![Graph showing normalized drain current ratio vs. ambient temperature for typical current mirror using p-channel transistors (Fig. 30).](image)

![Complementary current mirrors using CMOS transistor-pairs in CA3600E](image)

![Integral protection circuits used in CA3600E](image)

720
Considerations in Handling CA3600E Devices

Failure of the gate-channel oxide was a persistent problem in early MOS devices. The breakdown of the oxide is generally in the order of 100 volts, and the dc resistance is in the order of $10^{12}$ ohms. Because of this extremely high resistance, even a very-low-energy source (such as static charge) is capable of developing sufficient voltage to cause damage. Furthermore, the oxide can be punctured and damaged by a single voltage excursion beyond the breakdown limit.

Fig. 34 shows a protection circuit which is incorporated at each gate/lead of the CA3600E. A typical value of 1 to 3 kilohms is used for the input resistor $R$, which functions in combination with the capacitance of the gate and the associated protective diode to integrate and clamp input voltages to a safe level. This circuit also shows the "substrate diodes" ($D_3$, $D_4$, and $D_5$) which provide protection to the MOS channels at the output terminals.

Although the gate-protection system is very effective in guarding against damage due to static charges, it is prudent to observe the following precautions:

1. The leads of devices should be in contact with a conductive material, except when being tested or in actual operation. A conductive material such as "ECCOSORB LD26" or equivalent is suggested for use during storage and/or handling. Devices should not be inserted in non-conductive containers such as conventional plastic "snow" or trays.
2. Soldering iron tips, metal parts of fixtures and tools, and grounding facilities should be grounded.
3. Devices should not be inserted into or removed from circuits with the power on because transient voltages may cause permanent damage.
4. Signals from low-impedance sources should not be applied to the gate terminals while the power supply is off. As a corollary, it follows that the power supply should not be turned off while a signal from a low-impedance source is being applied to any gate terminal. When the $V_{DD}$ supply is off, the positive "back-bias" voltage is removed from the cathode of diode $D_2$ (see Fig. 34). Consequently, an input signal with positive-going polarity can drive $D_2$ into conduction. Under these conditions a low-impedance signal source can provide sufficient current to permanently damage $D_2$ and/or melt aluminum interconnection paths. Therefore, if, in any system design using the CA3600E, any gate input excursions are expected to exceed $+V_{DD}$ or fall below $-V_{DD}$, the current through the input diodes should be limited to 100 $\mu$A.

5. All unused gate-input terminals should be connected to $V_{SS}$ (ground). When source terminals (e.g., Nos. 2 and 11) of p-channel transistors are unused in circuitry, they should be connected to terminal No. 14. Likewise, when source terminals (e.g., Nos. 4 and 9) of n-channel transistors are unused, they should be connected to terminal No. 7.
6. After CA3600E units have been mounted on circuit boards, proper handling precautions should still be observed. Until these subassemblies are inserted into a complete system, the board is no more than an extension of the device leads mounted on the board. It is a good practice to place conductive tape or jumpers on circuit-board terminals to "ground" gate terminals.
7. In some applications of the CA3600E separate positive and negative power supplies may be employed (e.g., see Fig. 22). In such applications provisions must be made so that the positive supply voltage is applied prior to the application of negative supply voltage and vice versa on shutdown. This precaution is necessary to avoid possible damage due to "latching" involving the substrate and protective diode circuits.

* Trade Mark: Emerson and Cumming, Inc.