Optimizing Synchronization in Multiprocessor DSP Systems

Shuvra S. Bhattacharyya, Member, IEEE, Sundararajan Sriram, Member, IEEE, and Edward A. Lee, Fellow, IEEE

Abstract—This paper is concerned with multiprocessor implementations of embedded applications specified as iterative dataflow programs in which synchronization overhead can be significant. We develop techniques to alleviate this overhead by determining a minimal set of processor synchronizations that are essential for correct execution. Our study is based in the context of self-timed execution of iterative dataflow programs. An iterative dataflow program consists of a dataflow representation of the body of a loop that is to be iterated an indefinite number of times; dataflow programming in this form has been studied and applied extensively, particularly in the context of signal processing software. Self-timed execution refers to a combined compile-time/run-time scheduling strategy in which processors synchronize with one another based only on interprocessor communication requirements, and thus, synchronization of processors at the end of each loop iteration does not generally occur.

We introduce a new graph-theoretic framework based on a data structure called the *synchronization graph* for analyzing and optimizing synchronization overhead in self-timed, iterative dataflow programs. We show that the comprehensive techniques that have been developed for removing *redundant synchronizations* in noniterative programs can be extended in this framework to optimally remove redundant synchronizations in our context. We also present an optimization that converts a feedforward dataflow graph into a strongly connected graph in such a way as to reduce synchronization overhead without slowing down exeuction.

I. INTRODUCTION

NTERPROCESSOR synchronization overhead can severely limit the speedup of a multiprocessor implementation. This paper develops techniques to minimize synchronization overhead in shared-memory multiprocessor implementations of iterative synchronous dataflow (SDF) programs. Our study is motivated by the widespread popularity of the SDF model in digital signal processing (DSP) design environments and the suitability of this model for exploiting parallelism. Our work is particularly relevant when estimates are available for the task execution times; actual execution

Manuscript received February 9, 1995; revised January 19, 1996. This work was supported as part of the Ptolemy project, which is supported by the Advanced Research Projects Agency and the U.S. Air Force (under the RASSP program, Contract F33615-93-C-1317), Semiconductor Research Corporation (Project 94-DC-008), National Science Foundation (MIP-9201605), Office of Naval Technology (via Naval Research Laboratories), the State of California MICRO program, and the following companies: Bell Northern Research, Dolby, Hitachi, Mentor Graphics, Mitsubishi, NEC, Pacific Bell, Philips, Rockwell, Sony, and Synopsys. The associate editor coordinating the review of this paper and approving it for publication was Prof. Keshab Parhi.

- S. S. Bhattacharyya is with the Semiconductor Research Laboratory, Hitachi America, Ltd., San Jose, CA 95134 USA.
- S. Sriram is with the Digital Signal Processing Research and Development Center, Texas Instruments, Dallas, TX 75265-5474 USA.
- E. A. Lee is with the Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA 94720 USA.

Publisher Item Identifier S 1053-587X(97)04211-6.

times are usually close to the corresponding estimates, but deviations from the estimates of arbitrary magnitude can occasionally occur due to phenomena such as cache misses or error handling.

SDF and closely related models have been used widely in DSP design environments, such as those described in [14], [19], [22], and [25]. In SDF, a program is represented as a directed graph in which the vertices, which are called actors, represent computations, and the edges specify FIFO channels for communication between actors. The term synchronous refers to the requirement that the number of data values produced (consumed) by each actor onto (from) each of its output (input) edges is a fixed value for each firing of that actor and is known at compile tome [16] and should not be confused with the use of "synchronous" in synchronous languages [2]. The techniques developed in this paper assume that the input SDF graph is homogeneous, which means that the numbers of data values produced or consumed are identically unity. However, since efficient techniques have been developed to convert general SDF graphs into equivalent (for our purposes) homogeneous SDF graphs [16], our techniques apply equally to general SDF graphs. In the remainder of this paper, when we refer to a *dataflow graph* (DFG), we imply a homogeneous SDF graph.

Delays on DFG edges represent initial tokens and specify dependencies between iterations of the actors in iterative execution. For example, if tokens produced by the kth execution of actor A are consumed by the (k+2)th execution of actor B, then the edge (A,B) contains two delays. We represent an edge with n delays by annotating it with the symbol "nD" (see Fig. 1).

Multiprocessor implementation of an algorithm specified as a DFG involves scheduling the actors. By "scheduling," we collectively refer to the tasks of assigning actors in the DFG to processors, ordering execution of these actors on each processor, and determining when each actor fires (begins execution) such that all data precedence constraints are met. In [17], the authors propose a scheduling taxonomy based on which of these tasks are performed at compile time (static strategy) and which at run time (dynamic strategy); in this paper, we will use the same terminology that was introduced there.

In the *fully static* scheduling strategy of [17], all three scheduling tasks are performed at compile time. This strategy involves the least possible runtime overhead. All processors run in lock step, and no explicit synchronization is required when they exchange data. However, this strategy assumes that exact execution times of actors are known. Such an assumption




Fig. 1. Self-timed execution. (a) DFG "G". (b) Schedule on four processors. (c) Self-timed execution. (d) IPC graph.

is generally not practical. A more realistic assumption for DSP algorithms is that good estimates for the execution times of actors can be obtained.

Under such an assumption on timing, it is best to discard the exact timing information from the fully static schedule but still retain the processor assignment and actor ordering specified by the fully static schedule. This results in the *self-timed* scheduling strategy of [17]. Each processor executes the actors assigned to it in the order specified at compile time. Before firing an actor, a processor waits for the data needed by that actor to become available. Thus, in self-timed scheduling, processors are required to perform run-time synchronization when they communicate data. Such synchronization is not necessary in the fully static case because exact (or guaranteed worst-case) times could be used to determine firing times of actors such that processor synchronization is ensured. As a result, the self-timed strategy incurs greater run-time cost than the fully static case because of the synchronization overhead.

A straightforward implementation of a self-timed schedule would require that for each interprocessor communication (IPC), the sending processor ascertains that the buffer it is

writing to is not full, and the receiver ascertains that the buffer it is reading from is not empty. The processors suspend execution until the appropriate condition is met. In each kind of platform, every IPC that requires such synchronization checks costs performance and sometimes extra hardware complexity. Semaphore checks cost execution time on the processors, synchronization instructions that make use of synchronization hardware also cost execution time, and blocking interfaces in hardware/software implementations require more hardware than nonblocking interfaces [10].

The main goal of this paper is to present techniques that reduce the rate at which processors must access shared memory for the purpose of synchronization in embedded, shared-memory multiprocessor implementations of iterative dataflow programs. We assume that "good" estimates are available for the execution times of actors and that these execution times rarely display large variations so that self-timed scheduling is viable for the applications under consideration. As a performance metric for evaluating DFG implementations, we use the average iteration period T (or, equivalently, the throughput T^{-1}) which is the average time that it takes for all the actors

in the graph to be executed once. Thus, an optimal schedule is one that minimizes ${\cal T}.$

II. RELATED WORK

Numerous research efforts have focused on constructing efficient parallel schedules for DFG's. For example in [5], and [20], techniques are developed for exploiting overlapped execution to optimize throughput, assuming zero cost for IPC. Other work has focused on taking IPC costs into account during scheduling [1], [18], [23], [27] while not explicitly addressing overlapped execution. Similarly, in [9], techniques are developed to simultaneously maximize throughput, possibly using overlapped execution, and minimize buffer memory requirements under the assumption of zero IPC cost. Our work can be used as a post-processing step to improve the performance of implementations that use any of these scheduling techniques.

Among the prior work that is most relevant to this paper is the barrier MIMD concept, which is discussed in [7]. However, the techniques of barrier MIMD do not apply to our problem context because they assume a hardware barrier mechanism; they assume that tight bounds on task execution times are available; they do not address iterative, self-timed execution, in which the execution of successive iterations of the DFG can overlap; and because even for noniterative execution, there appears to be no obvious correspondence [3] between an optimal solution that uses barrier synchronizations and an optimal solution that employs decoupled synchronization checks at the sender and receiver end (directed synchronization).

In [26], Shaffer presents an algorithm that minimizes the number of directed synchronizations in the self-timed execution of a DFG. However, this work, like that of Dietz et al., does not allow the execution of successive iterations of the DFG to overlap. It also avoids having to consider dataflow edges that have delay. The technique that we present for removing redundant synchronizations generalizes Shaffer's algorithm to handle delays and overlapped, iterative execution. The other major technique that we present for optimizing synchronization—handling the feedforward edges of the synchronization graph—is fundamentally different from Shaffer's technique since it addresses issues that are specific to our more general context of overlapped, iterative execution.

III. TERMINOLOGY

We represent a DFG by an ordered pair (V, E), where V is the set of vertices, and E is the set of edges. The source vertex, sink vertex, and delay of an edge e are denoted src(e), snk(e), and delay(e).

A path in (V, E) is a finite, nonempty sequence (e_1, e_2, \cdots, e_n) , where each e_i is a member of E, and $snk(e_1) = src(e_2), snk(e_2) = src(e_3), \cdots, snk(e_{n-1}) = src(e_n)$. A path that is directed from some vertex to itself is called a cycle, and a fundamental cycle is a cycle of which no proper subsequence is a cycle. If $p = (e_1, e_2, \cdots, e_n)$ is a path in (V, E), we define the path delay of p, which is denoted Delay(p), by $Delay(p) = \sum_{i=1}^n delay(e_i)$. Between

any two vertices $x,y \in V$, either there is no path from x to y or there exists a minimum-delay path from x to y. That is, if there is a path from x to y, then there exists a path p from x to y such that $Delay(p') \geq Delay(p)$ for all paths p' directed from x to y. Given a DFG G, and vertices x,y, we define $\rho_G(x,y)$ to be ∞ if there is no path from x to y and equal to the path delay of a minimum-delay path from x to y if there exists a path from x to y.

A DFG (V, E) is strongly connected if for each pair of distinct vertices x, y there is a path directed from x to y and there is a path directed from y to x. A strongly connected component (SCC) of (V, E) is a strongly connected subset $V' \subseteq V$ such that no strongly connected subset of V properly contains V'. If V' is an SCC, its associated subgraph is also called an SCC. An SCC V' of a DFG (V, E) is a source SCC if $\forall e \in E, (snk(e) \in V') \Rightarrow (src(e) \in V'); V'$ is a sink SCC if $(src(e) \in V') \Rightarrow (snk(e) \in V')$. An edge e is a feedforward edge of (V, E) if it is not contained in an SCC; an edge that is contained in an SCC is called a feedback edge.

We denote the number of elements in a finite set S by |S|. In addition, if r is a real number, then we denote the smallest integer that is greater than or equal to r by $\lceil r \rceil$. Finally, if x,y are vertices in (V,E), we define $d_n(x,y)$ to represent an edge (that is not necessarily in E) whose source and sink vertices are x and y, respectively, and whose delay is n.

IV. ANALYSIS OF SELF-TIMED EXECUTION

Fig. 1(c) illustrates the self-timed execution of the four-processor schedule in Fig. 1(a) and (b) (IPC is ignored here). If the timing estimates are accurate, the schedule execution settles into a repeating pattern spanning two iterations of G, and the average estimated iteration period is seven time units. In this section, we develop an analytical model to study such an execution of a self-timed schedule.

A. Interprocessor Communication Modeling Graph

We model a self-timed schedule using a DFG $G_{ipc} = (V, E_{ipc})$ derived from the original SDF graph G = (V, E) and the given self-timed schedule. The graph G_{ipc} , which we will refer to as the *interprocessor communication modellilng graph*, or *IPC graph* for short, models the fact that actors of G assigned to the same processor execute sequentially, and it models constraints due to interprocessor communication. For example, the self-timed schedule in Fig. 1(b) can be modeled by the IPC graph in Fig. 1(d). The rest of this subsection describes the construction of the IPC graph in detail.

The IPC graph has the same vertex set V as G, corresponding to the set of actors in G. The self-timed schedule specifies the actors assigned to each processor and the order in which they execute. For example, in Fig. 1, processor 1 executes A and then E repeatedly. We model this in G_{ipc} by drawing a cycle around the vertices corresponding to A and E and placing a delay on the edge from E to A. The delay-free edge from E to E represents the fact that the Eth execution of E and the edge from E to E0 with a delay represents the fact that the E1 kg the execution of E2 can occur only after the E3 kg the execution of E4 can occur only after the E5 kg the execution of E6 can occur only after the E8 kg the execution of E9 can occur only after the E9 kg the execution of E9 kg the execution of E9 can occur only after the E9 kg the execution of E9 can occur only after the E9 kg the execution of E9 can occur only after the E9 kg the execution of E9 can occur only after the E9 kg the execution of E9 can occur only after the E9 kg the execution of E9 can occur only after the E9 kg the execution of E9 can occur only after the E9 kg the execution of E9 can occur only after the E9 kg the execution of E9 can occur only after the E9 kg the execution of E9 can occur only after the E9 kg the execution of E9 kg the executio

tion of E has completed. Thus, if actors v_1, v_2, \dots, v_n are assigned to the same processor in that order, then G_{ipc} would have a cycle $((v_1, v_2), (v_2, v_3), \dots, (v_{n-1}, v_n), (v_n, v_1))$, with $delay((v_n, v_1)) = 1$. If there are P processors in the schedule, then we have P such cycles corresponding to each processor.

As mentioned before, edges in G that cross processor boundaries after scheduling represent interprocessor communication. We will call such edges IPC edges. Instead of explicitly introducing special send and receive primitives at the ends of the IPC edges, we will model these operations as part of the sending and receiving actors themselves. For example, in Fig. 1, data produced by actor B is sent from processor 2 to processor 1; instead of inserting explicit communication primitives in the schedule, we model the send within actor B, and we model the receive as part of actor E.

For each IPC edge in G, we add an IPC edge e in G_{ipc} between the same actors. We also set the delay on this edge equal to the delay delay(e) on the corresponding edge in G. An IPC edge represents a buffer implemented in shared memory, and initial tokens on the IPC edge are used to initialize the shared buffer. In a straightforward self-timed implementation, each such IPC edge would also be a synchronization point between the two communicating processors.

The IPC graph has the same semantics as a DFG, and its execution models the execution of the corresponding self-timed schedule. The following definitions are useful to formally state the constraints represented by the IPC graph. Time is modeled as an integer that can be viewed as a multiple of a base clock.

Definition 1: The function $start(v,k) \in Z^+$ (nonnegative integer) represents the time at which the kth execution of the actor v starts in the self-timed schedule. The function $end(v,k) \in Z^+$ represents the time at which the kth execution of the actor v ends, and v produces data tokens at its output edges. Since we are interested in the kth execution of each actor for $k=1,2,3,\cdots$, we set start(v,k)=0 and end(v,k)=0 for k<0 as the "initial conditions."

Per the semantics of a DFG, each edge (v_j, v_i) of G_{ipc} represents the following data dependency constraint:

$$start(v_i, k) \ge end(v_j, k - delay((v_j, v_i))),$$

$$\forall (v_i, v_i) \in E_{ipc}, \quad \forall k > delay(v_f, v_i). \quad (1)$$

This is because each actor consumes one token from each of its input edges when it fires. Since there are already delay(e) tokens on each incoming edge e of actor v, another k-delay(e) tokens must be produced on e before the kth execution of v can begin. Thus, the actor src(e) must have completed its (k-delay(e))th execution before v can begin its kth execution. The constraints in (1) are due both to IPC edges (representing synchronization between processors) and to edges that represent serialization of actors assigned to the same processor.

To model execution times of actors, we associate execution time t(v) with each vertex of the IPC graph; t(v) assigns a positive integer execution time to each actor v (again, the actual execution time can be interpreted as t(v) cycles of a base clock), and t(v) includes the time taken to execute all IPC operations (sends and receives) that the actor v performs.

Now, we can substitute $end(v_j, k) = start(v_j, k) + t(v_j)$ in (1) to obtain

$$start(v_i, k) \ge start(v_j, k - delay((v_j, v_i))) + t(v_j)$$
 for each edge (v_j, v_i) in G_{ipc} . (2)

In the self-timed schedule, actors fire as soon as data is available at all their input edges. Such an "as soon as possible" (ASAP) firing pattern implies

$$start(v_i, k) = \max(\{start(v_j, k - delay((v_j, v_i))) + t(v_j)|(v_i, v_i) \in E_{ipc}\}).$$
(3)

The IPC graph can also be looked upon as a timed marked graph [21] or Reiter's computation graph [24]. The same properties hold for it, and we state some of the relevant properties here. See [24] for proofs of Lemmas 1 and 3 and [3] for a proof of Lemma 2.

Lemma 1 [24]: Every cycle C in the IPC graph has a path delay of at least one if and only if the static scedule it is constructed from is free of deadlock. That is, for each cycle C, Delay(C) > 0.

Lemma 2 [3]: The number of tokens in any cycle of the IPC graph is always conserved over all possible valid firings of actors in the graph and is equal to the path delay of that cycle.

Lemma 3: The asymptotic iteration period for a strongly connected IPC graph G when actors execute as soon as data is available at all inputs is given by [24]:

$$T = \max_{\text{cycle } C \text{ in } G} \left\{ \frac{\sum_{v \text{ is on } C} t(v)}{Delay(C)} \right\}. \tag{4}$$

Note that Delay(c) > 0 from Lemma 1.

The quotient in (4) is called the *cycle mean* of the cycle C. The entire quantity on the right-hand side of (4) is called the "maximum cycle mean" of the strongly connected IPC graph G. If the IPC graph contains more than one SCC, then different SCC's may have different iteration periods, depending on their individual maximum cycle means. In such a case, the iteration period of the overall graph (and, hence, the self-timed schedule) is the *maximum* over the maximum cycle means of all the SCC's of G_{ipc} because the execution of the schedule is constrained by the slowest component in the system. Henceforth, we will define the maximum cycle mean as follows.

Definition 2: The maximum cycle mean of an IPC graph G_{ipc} , which is denoted by λ_{\max} , is the maximal cycle mean over all SCC's of G_{ipc} , that is

$$\lambda_{\max} = \max_{\text{cycle } C \text{ in } G_{ipc}} \left\{ \frac{\displaystyle \sum_{v \text{ is on } C} t(v)}{Delay(C)} \right\}.$$

A cycle in G_{ipc} whose cycle mean is λ_{\max} is called a *critical cycle* of G_{ipc} . Thus, the throughput of the system of processors executing a particular self-timed schedule is equal to the corresponding $1/\lambda_{\max}$ value.

For example, in Fig. 1(d), G_{ipc} has one SCC, and its maximal cycle mean is seven time units. This corresponds to the critical cycle ((B,E),(E,I),(I,G),(G,B)). We have not included IPC costs in this calculation, but these can be included in a straightforward manner by adding the *send* and *receive* costs to the corresponding actors performing these operations.

The maximum cycle mean can be calculated in time $O(|V||E_{ipc}|\log_2(|V|+D+t))$,, where D and T are such that $delay(e) \leq D \ \forall e \in E_{ipc}$, and $t(v) \leq T \ \forall v \in V$ [15].

B. Execution Time Estimates

If we only have execution time estimates available instead of exact values, and we set t(v) in the previous section to be these estimated values, then we obtain the *estimated* iteration period by calculating λ_{\max} . Henceforth, we will assume that we know the *estimated throughput* $1/\lambda_{\max}$ calculated by setting the t(v) values to the available timing estimates.

In the transformations that we present in the rest of the paper, we will preserve the estimated throughput by preserving the maximum cycle mean of G_{ipc} with each t(v) set to the estimated execution time of v. In the absence of more precise timing information, this is the best we can hope to do.

C. Strongly Connected Components and Buffer Size Bounds

In dataflow semantics, the edges between actors represent infinite buffers. Accordingly, the edges of the IPC graph are potentially buffers of infinite size. However, from Lemma 2, the number of tokens on each feedback edge (an edge that belongs to an SCC and, hence, to some cycle) during the execution of the IPC graph is bounded above by a constant. We will call this constant the *self-timed buffer bound* of that edge, and for a feedback edge e, we will represent this bound by $B_{fb}(e)$. Lemma 2 yields the following self-timed buffer bound:

$$B_{fb}(e) = \min(\{Delay(C)|C \text{ is a cycle that contains } e\}).$$

Feedforward edges have no such bound on buffer size; therefore, for practical implementations, we need to impose a bound on the sizes of these edges. For example, Fig. 2(a) shows an IPC graph where the IPC edge (A, B) could be unbounded when the execution time of A is less than that of B, for example. In practice, we need to bound the buffer size of such an edge; we will denote such an "imposed" bound for a feedforward edge e by $B_{ff}(e)$. Since the effect of placing such a restriction includes "artificially" constraining src(e) from getting more than $B_{ff}(e)$ invocations ahead of snk(e), its effect on the estimated throughput can be modeled by adding the reverse edge $d_m(snk(e), src(e))$, where m = $B_{ff}(e) - delay(e)$, to G_{ipc} [grey edge in Fig. 2(b)]. Since adding this edge introduces a new cycle in G_{ipc} , it may reduce the estimated throughput; to prevent such a reduction, $B_{ff}(e)$ must be chosen large enough so that the maximum cycle mean remains unchanged upon adding $d_m(snk(e), src(e))$.

Sizing buffers optimally such that the maximum cycle mean remains unchanged has been studied by Kung et al. in [13], where the authors propose an integer linear programming



Fig. 2. IPC graph with a feedforward edge. (a) Original graph. (b) Imposing bounded buffers.

formulation of the problem, with the number of constraints equal to the number of fundamental cycles in the DFG (which is potentially an exponential number of constraints).

An efficient albeit suboptimal procedure to determine B_{ff} is to note that if

$$B_{ff}(e) \ge \left[\left(\sum_{x \in V} t(x) \right) \middle/ \lambda_{\max} \right]$$
 (6)

holds for each feedforward edge e, then the maximum cycle mean of the resulting graph does not exceed λ_{\max} . This is because the reverse edge that gets added as a result of imposing a buffer bound on e introduces new cycles; the maximum execution time along any such newly introduced cycle can be at most $\Sigma_{x \in V} t(x)$; hence, adding the number of delays given by (6) guarantees no change in the maximum cycle mean.

Then, doing a binary search on $B_{ff}(e)$ for each feedforward edge, computing the maximum cycle mean at each search step, and ascertaining that it is less than λ_{\max} results in a buffer assignment for the feedforward edges. Although this procedure is efficient, it is suboptimal because the order that the edges e are chosen is arbitrary and may effect the quality of the final solution. However, as we will see in Section IX, imposing such a bound B_{ff} is a *naive* approach for bounding buffer sizes and, in terms of synchronization costs, there is a better technique for bounding buffers. Thus, in our final algorithm, we will not, in fact, find it necessary to use or compute these bounds B_{ff} .

V. SYNCHRONIZATION MODEL

A. Synchronization Protocols

(5)

We define two basic synchronization protocols for an IPC edge based on whether or not the length of the corresponding buffer is guaranteed to be bounded from the analysis presented in the previous section. Given an IPC graph G and an IPC edge e in G, if the length of the corresponding buffer is not bounded, that is, if e is a feedforward edge of G, then we apply a synchronization protocol called *unbounded buffer synchronization* (UBS), which guarantees that a) an invocation of snk(e) never attempts to read data from the buffer unless the buffer contains at least one token; and b) an invocation of src(e) never attempts to write data into the buffer unless the number of tokens in the buffer is less than some prespecified limit $B_{ff}(e)$, which is the amount of memory allocated to the buffer, as discussed in Section IV-C.

On the other hand, if the topology of the IPC graph guarantees that the buffer length for e is bounded by some value $B_{fb}(e)$ (which is the self-timed buffer bound of e), then we use a simpler protocol called *bounded buffer synchronization* (BBS) that only explicitly ensures a) above. Below, we outline

the mechanics of the two synchronization protocols that we have defined.

1) BBS: In this mechanism, a write pointer wr(e) for e is maintained on the processor that executes src(e), a read pointer rd(e) for e is maintained on the processor that executes snk(e), and a copy of wr(e) is maintained in some shared memory location sv(e). The pointers rd(e) and wr(e) are initialized to zero and delay(e), respectively. Just after each execution of src(e), the new data value produced onto e is written into the shared memory buffer for e at offset wr(e) and is updated by the following operation: $wr(e) \leftarrow (wr(e) + 1)$ mod $B_{fb}(e)$. sv(e) is updated to contain the new value of wr(e). Just before each execution of snk(e), the value contained in sv(e) is repeatedly examined until it is found to be not equal to rd(e). Then, the data value residing at offset rd(e) of the shared memory buffer for e is read, and rd(e) is updated by the operation $rd(e) \leftarrow (rd(e) + 1)$ mod $B_{fb}(e)$.

2) UBS: This mechanism also uses the read/write pointers rd(e) and wr(e), and these are initialized the same way; however, rather than maintaining a copy of wr(e) in the shared memory location sv(e), we maintain a count [initialized to delay(e)] of the number of unread tokens that currently reside in the buffer. Just after src(e) executes, sv(e) is repeatedly examined until its value is found to be less than $B_{ff}(e)$; then, the new data value produced onto e is written into the shared memory buffer for e at offset wr(e), wr(e) is updated as in BBS (except that the new value is not written to shared memory), and the count in sv(e) is incremented. Just before each execution of snk(e), the value contained in sv(e) is repeatedly examined until it is found to be nonzero, then, the data value residing at offset rd(e) of the shared memory buffer for e is read, the count in sv(e) is decremented, and rd(e) is updated as in BBS.

Note that in the case of edges for which $B_{fb}(e)$ is too large to be practically implementable, smaller bounds must be imposed, using a protocol identical to UBS.

B. The Synchronization Graph $G_s = (V, E_s)$

An IPC edge in G_{ipc} represents two functions:

- reading and writing of data values into the buffer represented by that edge
- 2) synchronization between the sender and the receiver, which could be implemented with UBS or BBS.

We find it useful to differentiate these two functions by creating another graph called the *synchronization graph* (G_s) in which edges between actors assigned to different processors, which are called *synchronization edges*, represent *synchronization constraints only*. Recall from Section IV-A that an IPC edge (v_j, v_i) of G_{ipc} represents the *synchronization constraint*

$$start(v_i, k) \ge end(v_j, k - delay((v_j, v_i)))$$

$$\forall k > delay(v_j, v_i). \tag{7}$$

Initially, the synchronization graph is identical to the IPC graph because every IPC edge represents a synchronization point. However, we will modify the synchronization graph in certain "valid" ways (which will be defined shortly) by adding some edges and deleting some others. At the end of

our optimizations, the synchronization graph may look very different from the IPC graph; it is of the form $(V, (E_{ipc} -$ (F + F'), where F is the set of edges deleted from the IPC graph, and F' is the set of edges added to it. At this point, the IPC edges in G_{ipc} respesent buffer activity and must be implemented as buffers in shared memory, whereas the synchronization edges represent synchronization constraints and are implemented using UBS and BBS. If there is an IPC edge as well as a synchronization edge between the same pair of actors, then the synchronization protocol is executed before the buffers corresponding to the IPC edge are accessed in order to ensure sender-receiver synchronization. On the other hand, if there is an IPC edge between two actors in the IPC graph but there is no synchronization edge between the two, then no synchronization needs to be done before accessing the shared buffer. If there is a synchronization edge between two actors but no IPC edge, then no shared buffer is allocated between the two actors; only the corresponding synchronization protocol is invoked.

All transformations that we perform on G_s must respect the synchronization constraints implied by G_{ipc} . If we ensure this, then we only need to implement the synchronization edges of the optimized synchronization graph. The following theorem underlies the validity of the main techniques that we will present in this paper.

Theorem 1: The synchronization constraints in a synchronization graph $G_1=(V,E_1)$ imply the synchronization constraints of the synchronization graph $G_2=(V,E_2)$ if for each edge ε that is present in G_2 but not in G_1 there is a minimum delay path from $src(\varepsilon)$ to $snk(\varepsilon)$ in G_1 that has total delay of at most $delay(\varepsilon)$, that is, the following condition holds: $\forall \varepsilon \in E_2, \varepsilon \notin E_1, \rho_{G_1}(src(\varepsilon), snk(\varepsilon)) \leq delay(\varepsilon)$. (Note that since the vertex sets for the two graphs are identical, it is meaningful to refer to $src(\varepsilon)$ and $snk(\varepsilon)$ as being vertices of G_1 , even though $\varepsilon \in E_2, \varepsilon \notin E_1$.)

First, we prove the following lemma.

Lemma 4: If
$$p = (e_1, e_2, \dots, e_n)$$
 is a path in G_1 , then $start(snk(e_k), k) \geq end(src(e_1), k - Delay(p))$.

Proof. The following constraints hold along such a path p [per (7)]

$$start(snk(e_1), k) \ge end(src(e_1), k - delay(e_1)).$$
 (8)

Similarly

$$start(snk(e_2), k) \ge end(src(e_2), k - delay(e_2)).$$

Noting that $src(e_2) = snk(e_1)$, we obtain $start(snk(e_2), k) \ge end(snk(e_1), k - delay(e_2))$.

Causality implies $end(v, k) \ge start(v, k)$; therefore, we get

$$start(snk(e_2), k) \ge start(snk(e_1), k - delay(e_2)).$$
 (9)

Substituting (8) in (9)

$$start(snk(e_2), k) \ge end(src(e_1), k - delay(e_2) - delay(e_1)).$$

Continuing along p in this manner, it can easily be verified that

$$start(snk(e_n), k) \ge end(src(e_1), k - delay(e_n) - delay(e_{n-1}) - \dots - delay(e_1))$$

that is

$$start(snk(e_n), k) \ge end(src(e_1), k - Delay(p)).$$
 Q.E.D.

Proof of Theorem 1: If $\varepsilon \in E_2, \varepsilon \in E_1$, then the synchronization constraint due to the edge ε holds in both graphs. However, for each $\varepsilon \in E_2, \varepsilon \notin E_1$, we need to show that the constraint due to ε

$$start(snk(\varepsilon), k) \ge end(src(\varepsilon), k - delay(\varepsilon))$$
 (10)

holds in G_1 , provided $\rho_{G_1}(src(\varepsilon),snk(\varepsilon)) \leq delay(\varepsilon)$, which implies there is at least one path $p=(e_1,e_2,\cdots,e_n)$ from $src(\varepsilon)$ to $snk(\varepsilon)$ in G_1 $(src(e_1)=src(\varepsilon)$ and $snk(e_n)=snk(\varepsilon)$) such that $Delay(p) \leq delay(\varepsilon)$.

From Lemma 4, the existence of such a path p implies

$$start(snk(e_n), k) \ge end(src(e_1), k - Delay(p)).$$

That is

$$start(snk(\varepsilon), k) \ge end(src(\varepsilon), k - Delay(p)).$$
 (11)

If $Delay(p) \leq delay(\varepsilon)$, then $end(src(\varepsilon), k - Delay(p)) \geq end(src(\varepsilon), k - delay(\varepsilon))$. Substituting this in (11), we obtain

$$start(snk(\varepsilon), k) \ge end(src(\varepsilon), k - delay(\varepsilon)).$$

The above relation is identical to (10), and this proves the theorem. Q.E.D.

Theorem 1 motivates the following definition.

Definition 3: If $G_1=(V,E_1)$ and $G_2=(V,E_2)$ are synchronization graphs with the same vertex set, we say that G_1 preserves G_2 if $\forall \varepsilon \in E_2, \varepsilon \not\in E_1$, we have $\rho_{G_1}(src(\varepsilon),snk(\varepsilon)) \leq delay(\varepsilon)$.

Thus, Theorem 1 states that the synchronization constraints of (V, E_1) imply the synchronization constraints of (V, E_2) if (V, E_1) preserves (V, E_2) .

Given an IPC graph G_{ipc} and a synchronization graph G_s such that G_s preserves G_{ipc} , if we implement the synchronizations corresponding to the synchronization edges of G_s , then, because the synchronization edges alone determine the interaction between processors, the iteration period of the resulting system is determined by the maximal cycle mean of G_s .

C. Computing Buffer Bounds from G_s and G_{ipc}

After all the optimizations are complete, we have a final synchronization graph that preserves G_{ipc} . Since the synchronization edges in G_s are the ones that are finally implemented, it is advantageous to calculate the self-timed buffer bounds as a final step after all the transformations on G_s are complete instead of deriving the bounds from G_{ipc} . This is because addition of the edges F' may reduce these buffer bounds. It is easily verified that removal of the edges (F) cannot change the buffer bounds in (5) as long as the synchronizations in G_{ipc} are preserved. The following theorem tells us how to compute the self-timed buffer bounds from G_s .




Fig. 3. Example of a redundant synchronization edge.

Theorem 2: If G_s preserves G_{ipc} and the synchronization edges in G_s are implemented, then for each feedback IPC edge e in G_{ipc} , the self-timed buffer bound of e $(B_{fb}(e))$, which is an upper bound on the number of data tokens that can ever be present on e, is given by

$$B_{fb}(e) = \rho_{G_s}(snk(e), src(e)) + delay(e).$$

Proof: By Lemma 4, if there is a path p from snk(e) to src(e) in G_s , then

$$start(src(e), k) \ge end(snk(e), k - Delay(p)).$$

Taking p to be an arbitrary minimum-delay path from snk(e) to src(e) in G_s , we get

$$start(src(e), k) \ge end(snk(e), k - \rho_{G_s}(snk(e), src(e))).$$

That is, src(e) cannot be more than $\rho_{G_s}(snk(e),src(e))$ iterations "ahead" of snk(e). Thus, there can never be more than $\rho_{G_s}(snk(e),src(e))$ tokens in excess of the initial number of tokens on e. Since the initial number of tokens on e is delay(e), the size of the buffer corresponding to e is bounded above by $B_{fb}(e) = \rho_{G_s}(snk(e),src(e)) + delay(e)$. Q.E.D.

The quantities $\rho_{G_s}(snk(e),src(e))$ can be computed using Dijkstra's algorithm [6] to solve the all-pairs shortest path problem on the synchronization graph in time $O(|V|^3)$. Thus, the $B_{fb}(e)$ values can be computed in $O(|V|^3)$ time.

VI. PROBLEM STATEMENT

We refer to each access of the shared memory "synchronization variable" sv(e) by src(e) and snk(e) as a synchronization $access^1$ to shared memory. If synchronization for e is implemented using UBS, then we see that on average, four synchronization accesses are required for e in each DFG iteration period, whereas BBS implies two synchronization accesses per iteration period. We define the synchronization cost of a synchronization graph G_s to be the average number of synchronization accesses required per iteration period. Thus, if n_{ff} denotes the number of synchronization edges in G_s that are feedforward edges and n_{fb} denotes the number

¹Note that in our measure of the number of shared memory accesses required for synchronization, we neglect the accesses to shared memory that are performed while the sink actor is waiting for the required data to become available or the source actor is waiting for an "empty slot" in the buffer. The number of accesses required to perform these "busy-wait" or "spin-lock" operations is dependent on the exact relative execution times of the actor invocations. Since, in our problem context, this information is not generally available to us, we use the *best case* number of accesses, which is the number of shared memory accesses required for synchronization assuming that IPC data on an edge is always produced before the corresponding sink invocation attempts to execute, as an approximation.

```
Function RemoveRedundantSynchs Input: A synchronization graph G_s = (V, E) such that I \subseteq E is the set of synchronization edges. Output: The synchronization graph G_s^* = (V, (E - E_r)), where E_r is the set of redundant synchronization edges in G_s.
```

```
1. Compute \rho_{G_r}(x,y) for each ordered pair of vertices in G_s.

2. Initialize: E_r = \emptyset.

3. For each e \in I

For each output edge e_o of src(e) except for e

If delay(e_o) + \rho_{G_s}(snk(e_o), snk(e)) \le delay(e)

Then

E_r = E_r \cup \{e\}

Break

* exit the innermost enclosing For loop */

End If

End For

End For

4. Return (V, (E - E_r)).
```

Fig. 4. Algorithm that optimally removes redundant synchronization edges.

of synchronization edges that are feedback edges, then the synchronization cost of G_s can be expressed as $(4n_{ff}+2n_{fb})$.

In the remainder of this paper, we present two mechanisms to minimize the synchronization cost—removal of redundant synchronization edges and conversion of a synchronization graph that is not strongly connected into one that is strongly connected.

VII. REMOVING REDUNDANT SYNCHRONIZATIONS

Formally, a synchronization edge is *redundant* in a synchronization graph G if its removal yields a synchronization graph that preserves G. Equivalently, from Definition 3, a synchronization edge e is redundant in the synchronization graph G if there is a path $p \neq (e)$ in G directed from src(e) to snk(e) such that $Delay(p) \leq delay(e)$.

Thus, the synchronization function associated with a redundant synchronization edge "comes for free" as a by product of other synchronizations. Fig. 3 shows an example of a redundant synchronization edge. Here, before executing actor D, the processor that executes $\{A, B, C.D\}$ does not need to synchronize with the processor that executes $\{E, F, G, H\}$ because due to the synchronization edge x_1 , the corresponding invocation of F must complete before each invocation of D begins. Thus, x_2 is redundant.

The following theorem establishes that the order in which we remove redundant synchronization edges is not important.

Theorem 3: Suppose that $G_s = (V, E)$ is a synchronization graph, e_1 and e_2 are distinct redundant synchronization edges in G_s , and $\tilde{G}_s = (V, E - \{e_1\})$. Then e_2 is redundant in \tilde{G}_s .

Proof: Since e_2 is redundant G_s , there is a path $p \neq (e_2)$ directed from $src(e_2)$ to $snk(e_2)$ such that

$$Delay(p) \le delay(e_2).$$
 (12)

Similarly, there is a path $p' \neq (e_1)$ contained in both G_s and

 \tilde{G}_s that is directed from $src(e_1)$ to $snk(e_1)$ and satisfies

$$Delay(p') \le delay(e_1).$$
 (13)

Now, if p does not contain e_1 , then p exists in G_s , and we are done. Otherwise, let $p'=(x_1,x_2,\cdots,x_n)$; observe that p is of the form $p=(y_1,y_2,\cdots,y_{k-1},e_1,y_k,y_{k+1},\cdots,y_m)$, and define $p''\equiv(y_1,y_2,\cdots,y_{k-1},x_1,x_2,\cdots,x_n,y_k,y_{k+1},\cdots,y_m)$. Clearly, p'' is a path from $src(e_2)$ to $snk(e_2)$ in G_s . In addition

$$Delay(p'') = \sum_{i} delay(x_i) + \sum_{i} delay(y_i)$$

$$= Delay(p') + (Delay(p) - delay(e_1))$$

$$\leq Delay(p) \quad \text{(from (13))}$$

$$\leq delay(e_2) \quad \text{(from (12))}. \qquad Q.E.D.$$

Theorem 3 tells us that we can avoid implementing synchronization for *all* redundant synchronization edges since the "redundancies" are not interdependent. Thus, an optimal removal of redundant synchronizations can be obtained by applying a straightforward algorithm that successively tests the synchronization edges for redundancy in some arbitrary sequence and since *shortest path* computation is a tractable problem, we can expect such a solution to be practical.

Fig. 4 presents an efficient algorithm based on the ideas presented above for optimal removal of redundant synchronization edges. In this algorithm, we first compute the path delay of a minimum delay path from x to y for each ordered pair of vertices (x,y); here, we assign a path delay of ∞ whenever there is no path from x to y. This computation is equivalent to solving an instance of the well-known all points shortest paths problem [6]. Then, we examine each synchronization edge e—in some arbitrary sequence—and determine whether or not there is a path from some successor v of src(e) [other than snk(e)] to snk(e) that has a path delay that does not exceed (delay(e) - delay(src(e), v)). It is easily

verified that this check is equivalent to checking whether or not e is redundant [3].

From the definition of a redundant synchronization edge, it is easily verified that given a redundant synchronization edge e_r in G_s and two arbitrary vertices $x,y\in V$, if we let $\hat{G}_s=(V,(E-\{e_r\}))$, then $\rho_{\hat{G}_s}(x,y)=\rho_{\hat{G}_s}(x,y)$. Thus, none of the minimum-delay path values computed in Step 1 need to be recalculated after removing a redundant synchronization edge in Step 3.

In [3], it is shown that *RemoveRedundantSynchs* attains a time complexity of $O(|V|^2 \log_2(|V|) + (|V||E|)$ if we use a modification of Dijkstra's algorithm described in [6] for Step 1.

VIII. COMPARISON WITH SHAFFER'S APPROACH

In [26], Shaffer presents an algorithm that minimizes the number of directed synchronizations in the self-timed execution of a DFG under the (implicit) assumption that the execution of successive iterations of the DFG are not allowed to overlap. In Shaffer's technique, a construction identical to our synchronization graph is used, with the exception that there is no feedback edge connecting the last actor executed on a processor to the first actor executed on the same processor, and edges that have delays are ignored since only intraiteration dependencies are significant. Thus, Shaffer's synchronization graph is acyclic. RemoveRedundantSynchs can be viewed as an extension of Shaffer's algorithm to handle self-timed, iterative execution of a DFG.

Fig. 5 shows a DFG that arises from a four-channel multiresolution QMF filter bank, and Fig. 5(b) shows a self-timed schedule for this DFG. For elaboration on the derivation of this DFG from the original SDF graph, see [3] and [16]. The synchronization graph that corresponds to Fig. 5(a) and (b) is shown in Fig. 5(c). If we apply Shaffer's method, which considers only those synchronization edges that do not have delay, we can eliminate the need for explicit synchronization along only one of the eight synchronization edges—edge (A_1, B_2) . In contrast, if we apply RemoveRedundantSynchs, we can detect the redundancy of (A_1, B_2) as well as four additional edges: $(A_3, B_1), (A_4, B_1), (B_2, E_1),$ and (B_1, E_2) . The synchronization graph that results from applying RemoveRedunndantSynchs is shown in Fig. 5(d). The number of synchronization edges is reduced from 8 to 3.

IX. DERIVING A STRONGLY CONNECTED SYNCHRONIZATION GRAPH

Earlier, we defined two synchronization protocols: BBS, which has a cost of two synchronization accesses per iteration period, and UBS, which has a cost of four synchronization accesses. We pay the increased overhead of UBS whenever the associated edge is a feedforward edge of the synchronization graph G_s .

One alternative to implementing UBS for a feedforward edge e is to add synchronization edges to G_s so that e becomes encapsulated in an SCC; such a transformation would allow e to be implemented with BBS. We have developed an efficient technique to perform such a graph transformation in such a way that the net synchronization cost is minimized, the impact




Fig. 5. Application of RemoveRedundantSynchs to a multiresolution QMF filter bank.

on the self-timed buffer bounds of the IPC edges is optimized, and the estimated throughput is not degraded. This technique is similar in spirit to the one in [30], where the concept of converting a DFG that contains feedforward edges into a strongly connected graph has been studied in the context of retiming.

Fig. 6 presents our algorithm for transforming a synchronization graph that is not strongly connected into a strongly connected graph. This algorithm simply "chains together" the source SCC's and, similarly, chains together the sink SCC's. The construction is completed by connecting the first SCC of the "source chain" to the last SCC of the sink chain with an edge that we call the *sink-source edge*. From each source or sink SCC, the algorithm selects a vertex that has minimum execution time to be the chain "link" corresponding to that SCC. Minimum execution time vertices are chosen in an attempt to minimize the amount of delay that must be inserted on the new edges to preserve the estimed throughput of the original graph.

The following theorem establishes that a solution computed by *Convert-to-SC-graph* always has a synchronization cost that is no greater than that of the original synchronization graph:

Function Convert-to-SC-graph

Input: A synchronization graph G that is not strongly connected.

Output: A strongly connected graph obtained by adding edges between the SCCs of G.

- 1. Generate an ordering $C_1, C_2, ..., C_m$ of the source SCCs of G, and similarly, generate an ordering $D_1, D_2, ..., D_n$ of the sink SCCs of G.
- 2. Select a vertex $v_1 \in C_1$ that minimizes t(*) over C_1 .
- 3. For i = 2, 3, ..., m
 - Select a vertex $v_i \in C_i$ that minimizes t(*) over C_i .
 - Instantiate the edge $d_0(v_{i-1}, v_i)$.

End For

- 4. Select a vertex $w_1 \in D_1$ that minimizes t(*) over D_1 .
- 5. For i = 2, 3 ..., n
 - Select a vertex $w_i \in D_i$ that minimizes t(*) over D_i .
 - Instantiate the edge $d_0(w_{i-1}, w_i)$.

End For

6. Instantiate the edge $d_0(w_m, v_1)$.

Fig. 6. Algorithm for converting a synchronization graph that is not strongly connected into a strongly connected graph.

Theorem 4: Suppose that G is a synchronization graph and that \hat{G} is the graph that results from applying algorithm Convert-to-SC-graph to G. Then, the synchronization cost of \hat{G} is less than or equal to the synchronization cost of G.

Proof: Recall that in a connected graph (V^*, E^*) , $|E^*|$ must exceed $(|V^*|-2)$ [6]. Thus, the number of feedforward edges n_f must satisfy $(n_f>n_c-2)$, where n_c is the number of SCC's. Now, the number of new edges introduced by Convert-to-SC-graph is equal to $(n_{src}+n_{snk}-1)$, where n_{src} is the number of source SCC's, and n_{snk} is the number of sink SCC's, and consequently, the number of synchronization accesses per iteration period S_+ that is required to implement the edges introduced by Convert-to-SC-graph is $(2\times(n_{src}+n_{snk}-1))$, whereas the number of synchronization accesses S_- eliminated by Convert-to-SC-graph (by allowing the feedforward edges of the original synchronization graph to be implemented with BBS rather than UBS) equals $2n_f$. It follows that the net change $(S_+ - S_-)$ in the number of synchronization accesses satisfies

$$(S_{+} - S_{-}) = 2(n_{src} + n_{snk} - 1) - 2n_f \le 2(n_c - 1 - n_f)$$

$$\le 2(n_c - 1 - (n_c - 1)),$$

and thus, $(S_+ - S_-) \leq 0$. Q.E.D.

Fig. 7 shows the synchronization graph topology that results from a four-processor schedule of a synthesizer for plucked-string musical instruments in seven voices based on the Karplus-Strong technique. This graph contains $n_i=6$ synchronization edges (the black edges), all of which are feedforward edges; therefore, the synchronization cost is $4n_i=24$. Since the graph has one source SCC and one sink SCC, only one edge is added by Convert-to-SC-graph (shown by the grey, dashed edge), and adding this edge reduces the synchronization cost to $2n_i+2=14$, which is a 42% savings.

One issue remains to be addressed in the conversion of a synchronization graph G_s into a strongly connected graph \hat{G}_s : the proper insertion of delays so that \hat{G}_s is not deadlocked




Fig. 7. Solution obtained by *Convert-to-SC-graph* when applied to a four-processor schedule of a synthesizer for musical instruments based on the Karplus-Strong technique.

and does not have lower estimated throughput than G_s . The location (edge) and magnitude of the delays that we add are significant since (from Theorem 2) they affect the self-timed buffer bounds of the IPC edges. Since the self-timed buffer bounds determine the amount of memory that we allocate for the corresponding buffers, it is desirable to prevent deadlock and decrease in estimated throughput in such a way that we minimize the sum of the self-timed buffer bounds over all IPC edges. In this section, we present an efficient algorithm for addressing this goal. Our algorithm produces an optimal result if G_s has only one source SCC or only one sink SCC; in other cases, the algorithm must be viewed as a heuristic.

We will use the following notation in the remainder of this section: if G=(V,E) is a DFG, (e_0,e_1,\cdots,e_{n-1}) is a sequence of distinct members of E, and $\Delta_0,\Delta_1,\cdots,\Delta_{n-1}\in\{0,1,\cdots,\infty\}$. Then, $G[e_0\to\Delta_0,\cdots,e_{n-1}\to\Delta_{n-1}]$ denotes the DFG $(V,((E-\{e_0,e_1,\cdots,e_{n-1}\}))\cup\{e'_0,e'_1,\cdots,e'_{n-1}\}))$, where each e'_i is defined by $src(e'_i)=src(e_i),snk(e'_i)=snk(e_i)$, and $delay(e'_i)=\Delta_i$. Thus, $G[e_0\to\Delta_0,\cdots,e_{n-1}\to\Delta_{n-1}]$ is simply the DFG that results from "changing the delay" on each e_i to the

Function DetermineDelays

Input: Synchronization graphs $G_s = (V, E)$ and \hat{G}_s , where \hat{G}_s is the graph computed by Convert-to-SC-graph when applied to G. The ordering of source SCCs generated in Step 2 of Convert-to-SC-graph is denoted $C_1, C_2, ..., C_m$. For $i = 1, 2, ..., m-1, e_i$ denotes the edge instantiated by Convert-to-SC-graph from a vertex in C_i to a vertex in C_{i+1} . The sink-source edge instantiated by Convert-to-SC-graph is denoted e_0 .

Output: Non-negative integers $d_0, d_1, ..., d_{m-1}$ such that the estimated throughput of $\hat{G}_s[e_0 o d_0, \ ..., \ e_{m-1} o d_{m-1}]$ equals the estimated throughput of G_s .

$$\begin{split} X_0 &= \hat{G}_s[e_0 \to \infty, \, ..., e_{m-1} \to \infty] \\ \lambda_{max} &= \textit{BellmanFord}(X_0) \qquad \text{/* compute the max. cycle mean of } G_s \text{ */} \\ d_{ub} &= \left\lceil \left(\sum_{x \in V} t(x) \right) / \lambda_{max} \right\rceil \qquad \text{/* an upper bound on the delay required for any } e_i \text{ */} \\ \text{For } i &= 0, 1, \, ..., m-1 \\ \delta_i &= \textit{MinDelay}(X_i, e_i, \lambda_{max}, d_{ub}) \\ X_{i+1} &= X_i[e_i \to \delta_i] \qquad \text{/* fix the delay on } e_i \text{ to be } \delta_i \text{ */} \\ \text{End For} \\ \text{Return } \delta = \delta = \delta \end{split}$$

Return δ_0 , δ_1 , ..., δ_{m-1} .

Function $MinDelay(X, e, \lambda, B)$

Input: A synchronization graph X, an edge e in X, a positive real number λ , and a positive integer B.

Output: Assuming $X[e \to B]$ has estimated throughput no less than λ^{-1} , determine the minimum $d \in \{0, 1, ..., B\}$ such that the estimated throughput of $X[e \to d]$ is no less than λ^{-1} .

Perform a binary search in the range [0, 1, ..., B] to find the minimum value of $r \in \{0, 1, ..., B\}$ such that BellmanFord $(X[e \rightarrow r])$ returns a value less than or equal to λ . Return this minimum value of r.

Fig. 8. Algorithm for determining the delays on the edges introduced by Convert-to-SC-graph. This algorithm assumes the original synchronization graph has only one sink SCC.

corresponding new delay value Δ_i . In addition, if G is a strongly connected synchronization graph that preserves G_{ipc} , an *IPC sink-source path* in G is a minimum-delay path in G directed from snk(e) to src(e), where e is an IPC edge (in G_{ipc}).

Fig. 8 outlines the restricted version of our algorithm that applies when the synchronization graph G_s has exactly one sink SCC. Here, BellmanFord is assumed to be an algorithm that takes a synchronization graph Z as input and applies the Bellman-Ford algorithm discussed in [15, pp. 94-97] to return the cycle mean of the critical cycle in Z; if one or more cycles exist that have zero path delay, then BellmanFord returns ∞ .

Algorithm DetermineDelays is based on the observations that the set of IPC sink-source paths introduced by Convert-to-SC-graph can be partitioned into m nonempty subsets $P_0, P_1, \cdots, P_{m-1}$ such that each member of P_i contains e_0, e_1, \cdots, e_i^2 and contains no other members of $\{e_0, e_1, \dots, e_{m-1}\}\$, and similarly, the set of fundamental cycles introduced by DetermineDelays can be partitioned into W_0, W_1, \dots, W_{m-1} such that each member of W_i

contains e_0, e_1, \dots, e_i and contains no other members of $\{e_0, e_1, \cdots, e_{m-1}\}.$

By construction, a nonzero delay on any of the edges e_0, e_1, \dots, e_i "contributes to reducing the cycle means of all members of W_i ." Algorithm DetermineDelays starts (iteration i=0 of the For loop) by determining the minimum delay δ_0 on e_0 that is required to ensure that none of the cycles in W_0 has a cycle mean that exceeds the maximum cycle mean $\lambda_{\rm max}$ of G_s . Then (in iteration i = 1), the algorithm determines the minimum delay δ_1 on e_1 that is required to guarantee that no member of W_1 has a cycle mean that exceeds λ_{\max} , assuming that $delay(e_0) = \delta_0$.

Now, if $delay(e_0) = \delta_0$, $delay(e_1) = \delta_1$ and $\delta_1 > 0$, then for any positive integer $k \leq \delta_1$, k units of delay can be "transferred from e_1 to e_0 " without violating the property that no member of $(W_0 \cup W_1)$ contains a cycle whose cycle mean exceeds λ_{max} . However, such a transformation increases the path delay of each member of P_0 while leaving the path delay of each member of P_1 unchanged, and thus, from Theorem 2, such a transformation cannot reduce the self-timed buffer bound of any IPC edge. Furthermore, apart from transferring

²See Fig. 8 for the specification of what the e_i s represent.




Fig. 9. Example used to illustrate a solution obtained by algorithm *DetermineDelays*.

delay from e_1 to e_0 , the only other change that can be made to $delay(e_0)$ or $delay(e_1)$, without introducing a member of $(W_0 \cup W_1)$ whose cycle mean exceeds λ_{\max} , is to increase one or both of these values by some positive integer amount(s). Clearly, such a change cannot reduce the self-timed buffer bound on any IPC edge.

Thus, we see that the values δ_0 and δ_1 computed by Determine Delays for $delay(e_0)$ and $delay(e_1)$, respectively, optimally ensure that no member of $(W_0 \cup W_1)$ has a cycle mean that exceeds λ_{\max} . After computing these values, Determine Delays computes the minimum delay δ_2 on e_2 that is required for all members of W_2 to have cycle means less than or equal to λ_{\max} , assuming that $delay(e_0) = \delta_0$ and that $delay(e_1) = \delta_1$. Given the configuration $(delay(e_0))$ δ_0 , $delay(e_1) = \delta_1$, $delay(e_2) = \delta_2$), transferring delay from e_2 to e_1 increases the path delay of all members of P_1 while leaving the path delay of each member of $(P_0 \cup P_2)$ unchanged; transferring delay from e_2 to e_0 increases the path delay across $(P_0 \cup P_1)$ while leaving the path delay across P_2 unchanged. Thus, by an argument similar to that given to establish the optimality of (δ_0, δ_1) with respect to $(W_0 \cup W_1)$, we can deduce the following:

- 1) The values computed by DetermineDelays for the delays on e_0, e_1, e_2 guarantee that no member of $(W_0 \cup W_1 \cup W_2)$ has a cycle mean that exceeds λ_{\max} .
- 2) For any other assignment of delays $(\delta'_0, \delta'_1, \delta'_2)$ to (e_0, e_1, e_2) that preserves the estimated throughput across $(W_0 \cup W_1 \cup W_2)$ and for any IPC edge e such that an IPC sink-source path of e is contained in $(P_0 \cup P_1 \cup P_2)$, the self-timed buffer bound of e under the assignment $(\delta'_0, \delta'_1, \delta'_2)$ is greater than or equal to self-timed buffer bound of e under the assignment $(\delta_0, \delta_1, \delta_2)$ computed by iterations i = 0, 1, 2 of e

After extending this analysis successively to each of the remaining iterations $i = 3, 4, \dots, m-1$ of the for loop in *DetermineDelays*, we arrive at the following result.

Theorem 5: Suppose that G_s is a synchronization graph that has exactly one sink SCC; let \hat{G}_s and (e_0,e_1,\cdots,e_{m-1}) be as in Fig. 8; let (d_0,d_1,\cdots,d_{m-1}) be the result of applying DetermineDelays to G_s and \hat{G}_s , and let $(d'_0,d'_1,\cdots,d'_{m-1})$ be any sequence of m nonnegative integers such that $\hat{G}_s[e_0 \rightarrow d'_0,\cdots,e_{m-1} \rightarrow d'_{m-1}]$ has the same estimated throughput as G_s . Then, $\Phi(\hat{G}_s[e_0 \rightarrow d'_0,\cdots,e_{m-1} \rightarrow d'_{m-1}]) \geq \Phi(\hat{G}_s[e_0 \rightarrow d_0,\cdots,e_{m-1} \rightarrow d_{m-1}])$, where $\Phi(X)$ is the sum

of the self-timed buffer bounds over all IPC edges in G_{ipc} induced by the synchronization graph X.

Fig. 9 illustrates a solution obtained from *DetermineDelays*. Here, we assume that t(v) = 1 for each vertex v, and we assume that the set of IPC eges is $\{e_a, e_b\}$. The grey-dashed edges are the edges added by Convert-to-SC-graph. We see that λ_{\max} is determined by the cycle in the sink SCC of the original graph; inspection of this cycle yields $\lambda_{\rm max} = 4$. In addition, the set W_0 , which is the set of fundamental cycles that contain e_0 and do not contain e_1 , consists of a single cycle c_0 that contains three edges. By inspection of this cycle, we see that the minimum delay on e_0 required to guarantee that its cycle mean does not exceed λ_{max} is 1. Thus, the i=0 iteration of the For loop in DetermineDelays computes $\delta_0 = 1$. Next, we see that W_1 consists of a single cycle that contains five edges, and two delays must be present on this cycle for its cycle mean to be less than or equal to $\lambda_{\rm max}$. Since one delay has been placed on e_0 , DetermineDelays computes $\delta_1 = 1$ in the i = 1 iteration of the For loop. Thus, the solution determined by DetermineDelays for Fig. 9 is $(\delta_0, \delta_1) = (1, 1)$; the resulting self-timed buffer bounds of e_a and e_b are, respectively, 1 and 2, and $\Phi = 2 + 1 = 3$.

Algorithm DetermineDelays can easily be modified to optimally handle general graphs that have only one source SCC. Here, the algorithm specification remains essentially the same, with the exception that for $i=1,2,\cdots,(m-1)$, e_i denotes the edge directed from a vertex in D_{m-i} to a vertex in D_{m-i+1} , where D_1,D_2,\cdots,D_m is the ordering of sink SCC's generated in Step 2 of the corresponding invocation of Convert-to-SC-graph (e_0 still denotes the sink-source edge instatiated by Convert-to-SC-graph). By adapting the argument of Theorem 5, it is easily verified that when it is applicable, this modified algorithm always yields an optimal solution.

As far as we are aware, there is no straightforward extension of *DetermineDelays* to general graphs (multiple source SCC's and multiple sink SCC's) that is guaranteed to yield optimal solutions. Some fundamental difficulties in deriving such an extension are explained in [3].

However, DetermineDelays can be extended to yield heuristics for the general case in which the original synchronization graph G_s contains more than one source SCC and more than one sink SCC. For example, if (a_1, a_2, \dots, a_k) denote edges that were instantiated by Convert-to-SC-graph "between" the source SCC's—with each a_i representing the *i*th edge created—and similarly, (b_1, b_2, \dots, b_l) denote the sequence of edges instantiated between the sink SCC's, then algorithm DetermineDelays can be applied with the modification that m = k + l + 1, and $(e_0, e_1, \dots, e_{m-1}) \equiv (e_s, a_1, a_2, \dots, a_k, b_l, b_{l-1}, \dots, b_1)$, where e_s is the sink-source edge from Convert-to-SC-graph.

It should be noted that practical synchronization graphs frequently contain either a single source SCC or a single SCC, or both—such as the example of Fig. 7. Thus, *DetermineDelays*, together with its counterpart for graphs that have a single source SCC, form a widely applicable solution for optimally determining the delays on the edges created by *Convert-to-SC-graph*.

Function SynchronizationOptimize

Input: A DFG G and a self-timed schedule for this DFG. Output: G_{ipc} , G_s , and $\{B_{fb}(e)|e$ is an IPC edge in $G_{ipc}\}$.

1. Extract G_{ipc} from G and the given parallel schedule (which specifies actor assignment to processors and the order in which each actor executes on a processor)

2. Set $G_s = G_{ipc}$ /* Initially, each IPC edge is also a synchronization edge */

3. $G_s = RemoveRedundantSynchs(G_s)$

4. $G_s = Convert-to-SC-graph(G_s)$

5. $G_s = DetermineDelays(G_s)$

 $^{\prime\prime}$ Remove the synchronization edges that have become redundant as a result of Step 4. $^{\star\prime}$

6. $G_s = RemoveRedundantSynchs(G_s)$

7. Calculate buffer sizes $B_{fb}(e)$ for each IPC edge e in G_{ipc} (to be used for BBS):

— Compute $\rho_{G_{\bullet}}(snk(e), src(e))$, and set $B_{fb}(e) = \rho_{G_{\bullet}}(snk(e), src(e)) + delay(e)$.

Fig. 10. Complete synchronization optimization algorithm.

If we assume that there exist constants T and D such that $t(v) \leq T$ for all v and $delay(e) \leq D$ for all edges e, then it can be shown that DetermineDelays—and any of the variations of DetermineDelays defined above—has $O(|V|^4(\log_2(|V|))^2)$ time complexity.

Although the issue of deadlock does not explicitly arise in *DetermineDelays*, the algorithm does guarantee that the output graph is not deadlocked, assuming that the input graph is not deadlocked. This is because (from Lemma 1) deadlock is equivalent to the existence of a cycle that has zero path delay and is thus equivalent to an infinite maximum cycle mean. Since *DetermineDelays* does not increase the maximum cycle mean, the algorithm cannot convert a graph that is not deadlocked into a deadlocked graph.

X. COMPLETE ALGORITHM

In this section, we outline our complete synchronization optimization algorithm. The input is a DFG and a parallel schedule for it, and the output is an IPC graph $G_{ipc} = (V, E_{ipc})$, which represents buffers as IPC edges; a strongly connected synchronization graph $G_s = (V, E_s)$, which represents synchronization constraints; and a set of shared-memory buffer sizes $\{B_{fb}(e)|e$ is an IPC edge in $G_{ipc}\}$, which specifies the amount of memory to allocate in shared memory for each IPC edge.

The pseudocode for the complete algorithm is given in Fig. 10. Here, *RemoveRedundantSynchs* is invoked twice: once at the beginning and once again after *Convert-to-SC-graph* and *DetermineDelays*. It is possible that the edge(s) added by *Convert-to-SC-graph* can make some of the existing synchronization edges redundant, and thus, applying *RemoveRedundantSynchs* after *Convert-to-SC-graph* may be benefical.

A code generator can then accept G_{ipc} and G_s and allocate a buffer in shared memory for each IPC edge e specified by G_{ipc} of size $B_{fb}(e)$ and generate synchronization code for the

synchronization edges represented in G_s . These synchronizations may be implemented using BBS. The synchronization cost in the final implementation is equal to $2n_s$, where n_s is the number of synchronization edges in G_s .

XI. CONCLUSIONS

We have presented techniques to reduce synchronization overhead in self-timed, multiprocessor implementations of iterative dataflow programs. We have introduced a graphtheoretic analysis framework that allows us to determine the effects on throughput and buffer sizes of modifying the points in the target program at which synchronization functions are carried out, and we have used this framework to extend an existing technique-removal of redundant synchronization edges—for noniterative programs to the iterative case and to develop a new method for reducing synchronization overhead that converts a feedforward DFG into a strongly connected graph in such a way as to reduce synchronization overhead without slowing down execution. We have shown how our techniques can be combined and how the result can be postprocessed to yield a format from which IPC code can easily be generated.

Perhaps the most significant direction for further work is the incorporation of timing guarantees, i.e., hard upper and lower execution time bounds, as Dietz *et al.* use in [7], and handling of a mix of actors, some of which have guaranteed execution time bounds and some that have no such guarantees, as Filo *et al.* do in [8].

REFERENCES

- S. Banerjee, D. Picker, D. Fellman, and P. M. Chau, "Improved scheduling of signal flow graphs onto multiprocessor systems through an accurate network modeling technique," in VLSI Signal Processing VII. Piscataway, NJ: IEEE, 1994.
- [2] A. Benveniste and G. Berry, "The synchronous approach to reactive and real-time systems," *Proc. IEEE*, Sept. 1991.

- [3] S. S. Bhattacharyya, S. Sriram, and E. A. Lee, Optimizing Synchronization in Multiprocessor Implementations Iterative Dataflow Programs, Memo. UCB/ERL 95/2, Univ. Calif., Berkeley, Jan. 1995.
- [4] J. T. Buck, S. Ha, E. A. Lee, and D. G. Messerschmitt, "Ptolemy: A framework for simulating and prototyping heterogeneous systems," *Intl. J. Comput. Simulation*, 1994.
- [5] L-F. Chao and E. H-M. Sha, "Static scheduling for synthesis of DSP algorithms on various models," Tech. Rep., Dept. Comput. Sci., Princeton Univ., Princeton, NJ, 1993.
- [6] T. H. Cormen, C. E. Leiserson, and R. L. Rivest, Introduction to Algorithms. New York: McGraw-Hill, 1990.
- [7] H. G. Dietz, A. Zaafrani, and M. T. O'keefe, "Static scheduling for barrier MIMD architectures," *J. Supercomput.*, Feb. 1992.
- [8] D. Filo, D. C. Ku, C. N. Coelho Jr., and G. De Micheli, "Interface optimization for concurrent systems under timing constraints," *IEEE Trans. VLSI Syst.*, Sept. 1993.
- [9] R. Govindarajan, G. R. Gao, and P. Desai, "Minimizing memory requirements in rate-optimal schedules," in *Proc. Int. Conf. Application Specific Array Processors*, Aug. 1994.
- [10] J. A. Huisken et al., "Synthesis of synchronous communication hardware in a multiprocessor architecture," J. VLSI Signal Processing, Dec. 1993.
- [11] A. Kalavade and E. A. Lee, "A hardware/software codesign methodology for DSP applications," *IEEE Design Test*, Sept. 1993.
- [12] W. Koh, "A reconfigurable multiprocessor system for DSP behavioral simulation," Ph.D. dissertation, Memo. UCB/ERL M90/53, Electron. Res. Lab., Univ. Calif., Berkeley, June 1990.
- [13] S. Y. Kung, P. S. Lewis, and S. C. Lo, "Performance analysis and optimization of VLSI dataflow arrays," J. Parallel Distrib. Comput., Dec. 1987.
- [14] R. Lauwereins, M. Engels, J. A. Peperstraete, E. Steegmans, and J. Van Ginderdeuren, "GRAPE: A CASE tool for digital signal parallel processing," *IEEE Acoust., Speech, Signal Processing Mag.*, Apr. 1990.
- [15] E. Lawler, Combinatorial Optimization: Networks and Matroids. New York: Holt, Rinehart and Winston, 1976.
- [16] E. A. Lee and D. G. Messerschmitt, "Static scheduling of synchronous dataflow programs for digital signal processing," *IEEE Trans. Comput.*, Feb. 1987.
- [17] E. A. Lee and S. Ha, "Scheduling strategies for multiprocessor real-time DSP," in *Proc. Globecom*, Nov. 1989.
- [18] G. Liao, G. R. Gao, E. Altman, and V. K. Agarwal, "A comparative study of DSP multiprocessor list scheduling heuristics," Tech. Rep., School Comput. Sci., McGill Univ., Montreal, P.Q., Canada.
- [19] D. R. O'Hallaron, "The assign parallel program generator," Memo. CMU-CS-91-141, School Comput. Sci., Carnegie Mellon Univ., Pitts-burgh, PA, May 1991.
- [20] K. K. Parhi and D. G. Messerschmitt, "Static rate-optimal scheduling of iterative data-flow programs via optimum unfolding," *IEEE Trans. Comput.*, Feb. 1991.
- [21] J. L. Peterson, Petri Net Theory and the Modeling of Systems. Englewwod Cliffs, NJ: Prentice-Hall, 1981.
- [22] J. Pino, S. Ha, E. A. Lee, and J. T. Buck, "Software synthesis for DSP using Ptolemy," J. VLSI Signal Processing, Jan. 1995.
- [23] H. Printz, "Automatic mapping of large signal processing systems to a parallel machine," Ph.D. dissertation, Memo. CMU-CS-91-101, School Comput. Sci., Carnegie Mellon Univ., Pittsburgh, PA, May 1991.
- [24] R. Reiter, "Scheduling parallel computations," J. Assoc. Comput. Mach., Oct. 1968.
- [25] S. Ritz, M. Pankert, and H. Meyr, "High level software synthesis for signal processing systems," in *Proc. Int. Conf. Application Specific Array Processors*, Aug. 1992.
- [26] P. L. Shaffer, "Minimization of interprocessor synchronization in multiprocessors with shared and private memory," Int. Conf. Parallel Processing, 1989.
- [27] G. C. Sih and E. A. Lee, "Scheduling to account for interprocessor communication within interconnection-constrained processor networks, in *Proc. Int. Conf. Parallel Processing*, 1990.
- [28] S. Sriram and E. A. Lee, "Statically scheduling communication resources in multiprocessor DSP architectures," in *Proc. Asilomar Conf. Signals*, Syst. Comput., Nov. 1994.
- [29] _____, "Design and implementation of an ordered memory access architecture," in *Proc. Int. Conf. Acoust., Speech, Signal Processing*, Apr. 1993.
- [30] V. Zivojnovic, H. Koerner, and H. Meyr, "Multiprocessor scheduling with a priori node assignment," in VLSI Signal Processing VII. Piscataway, NJ: IEEE, 1994.



Shuvra S. Bhattacharyya (M'95) received the B.S. degree in electrical and computer engineering from the University of Wisconsin, Madison, in 1987 and the Ph.D. degree in electrical engineering and computer sciences from the University of Califronia, Berkeley, in 1994.

From 1991 to 1992, he was with Kuck and Associates, Champaign, IL, where he was involved in the research and development of optimizing program transformations for C and Fortran compilers. Since July 1994, he has been a Researcher in the

Semiconductor Research Laboratory, Hitachi America, Ltd., San Jose, CA. In August 1997, he will join the Department of Electrical Engineering, University of Maryland, College Park, as an Assistant Professor. His current research interests include design methodology for embedded systems, VLSI signal processing, and parallel computation. He has published several papers and has co-authored the book *Software Synthesis from Dataflow Graphs* (Boston, MA: Kluwer, 1996).

Dr. Bhattacharyya is a member of the Association for Computing Machinery (ACM) and the IEEE Computer and Signal Processing Societies.



Sundararajan Sriram (M'95) received the Bachelor of Technology degree from the Indian Institute of Technology, Kanpur, in 1989 and the Ph.D. degree from the University of California, Berkeley, in 1995, both in electrical engineering.

In 1993, he spent a summer as an intern with the VLSI Systems Department, Bell Laboratories, Holmdel, NJ. He is currently a Member of Technical Staff at the Digital Signal Processing Research and Development Center, Texas Instruments, Dallas, TX. His research interests include implementation

techniques (algorithms and architectures) for applications in digital signal processing and communications, VLSI and multiprocessor architectures for signal processing, and hardware-software design methodologies for embedded systems

Dr. Sriram is a member of the IEEE Communications and Signal Processing Societies.



Edward A. Lee (F'94) received the B.S. degree from Yale University, New Haven, CT, in 1979, the S.M. degree from the Massachusetts Institute of Technology, Cambridge, in 1981, and the Ph.D. degree from the University of California, Berkeley (UC Berkeley), in 1986.

From 1979 to 1982, he was a member of Technical Staff at Bell Telephone Laboratories, Holmdel, NJ, in the Advanced Data Communications Laboratory. He is currently Professor in the Electrical Engineering and Computer Science Department at

UC Berkeley. His research interests include real-time software, discrete-event systems, parallel computation, architecture and software techniques for signal processing, and design methodology for heterogeneous systems. He is director of the Ptolemy project at UC Berkeley. He is the co-author of four books, numerous papers, and two patents. He is a founder of Berkeley Design Technology, Inc. and has consulted for a number of other companies.

Dr. Lee was a NSF Presidential Young Investigator.